• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Answered

    Create NetGroup WITHOUT manually typing in DOZENS of netnames ??? Orcad Capture

    Category: Allegro X Capture CIS

    By FunnyGus

    •

    updated over 1 year ago by Jeet

    3 replies • 4694 views
  • Not Answered

    How to check same net spacing for microvias

    Category: Allegro X APD

    By YongLee96

    •

    updated over 1 year ago by Hoangkhoipcb

    3 replies • 10592 views
  • Discussion

    How to export simulation report for transient analysis data in PSpice A/D

    Category: PSpice

    By AyushD

    •

    updated over 1 year ago by DelphaPG

    5 replies • 3595 views
  • Discussion

    How to check a cluster of same net vias spacing, with have no shape or cline covered

    Category: Allegro X APD

    By Duc Nguyen SV

    •

    updated over 1 year ago by Hoangkhoipcb

    6 replies • 19792 views
  • Answered

    Adding STEP model in 3DX canvas gives peculiar result

    Category: Allegro X PCB Editor

    By Fredda

    •

    updated over 1 year ago by Fredda

    2 replies • 5595 views
  • Suggested Answer

    How to add APD 15.5 cns_space_values.form at 17.4

    Category: Allegro X Scripting - Skill

    By FormerMember

    •

    updated over 1 year ago by Xiaome8

    4 replies • 2304 views
  • Answered

    via to via spacing on the same layer

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 1 year ago by Hoangkhoipcb

    7 replies • 8347 views
  • Suggested Answer

    shape to void conversion

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 1 year ago by Hoangkhoipcb

    6 replies • 7231 views
  • Not Answered

    Need help extracting net alias names

    Category: Allegro X Capture CIS

    By AB_1717543042707

    •

    updated over 1 year ago by AB_1717543042707

    2 replies • 3417 views
  • Not Answered

    How to set amplifier model tolerance?

    Category: PSpice

    By Zhengzhi Wang

    •

    updated over 1 year ago by TechiEE12

    3 replies • 3863 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information