• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to edit space between shapes in split planes?

    Category: PCB Design

    By GINNI

    •

    updated over 16 years ago by GINNI

    2 replies • 15454 views
  • Discussion

    error when ctreating netlist in capture CIS 16.2

    Category: PCB Design

    By anandaraj

    •

    updated over 16 years ago by oldmouldy

    1 replies • 14864 views
  • Discussion

    IPC Spec for Hard Gold

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by Goblin59

    3 replies • 16554 views
  • Discussion

    Auto Net Assign - Constraint Driven Algorithm

    Category: Allegro X APD

    By Alice 2009

    •

    updated over 16 years ago by BillAcito

    3 replies • 2671 views
  • Discussion

    How to control LVDS match length while having a pull-up resistor

    Category: PCB Design

    By ZhangCheng

    •

    updated over 16 years ago by ZhangCheng

    4 replies • 15265 views
  • Discussion

    Mentor DA to Cadence ConceptHDL Conversion

    Category: PCB Design

    By Jim carry

    •

    updated over 16 years ago by luvishis

    6 replies • 18095 views
  • Discussion

    opening a 16.3 project in an old version (16.01)

    Category: PCB Design

    By grrr

    •

    updated over 16 years ago by Rik Lee

    1 replies • 13931 views
  • Discussion

    Specctra Auto Router Differential Pair Issues

    Category: PCB Design

    By PherricOxide

    •

    started over 16 years ago

    0 replies • 14732 views
  • Discussion

    DXF Question

    Category: PCB Design

    By Dennis H

    •

    updated over 16 years ago by Dennis H

    2 replies • 13838 views
  • Discussion

    Constructing a "spark gap"

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by Goblin59

    6 replies • 7982 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information