• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      Zhifeng Jin
      Zhifeng Jin 65 Points
    • 2
      excellon1
      excellon1 30 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 21 Points
    • 4
      Siri
      Siri 20 Points
    • 4
      steve
      steve 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,543 Points
    • 2
      oldmouldy
      oldmouldy 10,725 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,308 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Suggested Answer

    Generate report to find the trace length in detail

    Category: Allegro X PCB Editor

    By Shaz

    •

    updated over 2 years ago by Shaz

    2 replies • 6855 views
  • Answered

    moving voids

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 2 years ago by masamasa

    2 replies • 5345 views
  • Not Answered

    Wire error

    Category: Allegro X Capture CIS

    By Flavio03

    •

    updated over 2 years ago by Jeet

    3 replies • 3185 views
  • Suggested Answer

    DUAL PROCESSORS multiple cores and auto interactive routing

    Category: Allegro X PCB Editor

    By Nayyier Kazi

    •

    updated over 2 years ago by techiecs

    1 replies • 5281 views
  • Suggested Answer

    How to execute APD+ embedded function in my form?

    Category: Allegro X APD

    By JayJung

    •

    updated over 2 years ago by mahimag

    1 replies • 6376 views
  • Discussion

    Tooling holes versus Fiducials - Do I need both?

    Category: Allegro X PCB Editor

    By John T

    •

    updated over 2 years ago by jc teyssier

    12 replies • 13972 views
  • Answered

    How to enable the particular class DRC.

    Category: Allegro X PCB Editor

    By Ram1234

    •

    updated over 2 years ago by VVRD

    3 replies • 7931 views
  • Suggested Answer

    TCL code the delete all the user defined properties of all the schematic symbols in the schematic design.

    Category: Allegro X Capture CIS

    By RohitRohan

    •

    updated over 2 years ago by CadAP

    1 replies • 3041 views
  • Answered

    cline angle

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 2 years ago by masamasa

    2 replies • 5707 views
  • Discussion

    Display the hierarchical block name on underlying schematic page

    Category: Allegro X Capture CIS

    By yugandhar

    •

    started over 2 years ago

    0 replies • 3311 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information