• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 131 Points
    • 2
      DavidJHutchins
      DavidJHutchins 85 Points
    • 3
      steve
      steve 65 Points
    • 4
      masamasa
      masamasa 43 Points
    • 5
      FN202508065815
      FN202508065815 35 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,998 Points
    • 2
      oldmouldy
      oldmouldy 11,160 Points
    • 3
      eDave
      eDave 7,791 Points
    • 4
      redwire
      redwire 5,503 Points
    • 5
      DavidJHutchins
      DavidJHutchins 4,941 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Local variables to multiple procedures in an il file

    Category: Allegro X PCB Editor

    By skillnewbie skillnewbie

    •

    updated over 16 years ago by fxffxf

    6 replies • 14870 views
  • Discussion

    Pcad to Orcad layout translation

    Category: PCB Design

    By agonzalez agonzalez

    •

    updated over 16 years ago by oldmouldy

    1 replies • 13014 views
  • Discussion

    rf_repackage, Cannot placed RF components into PCB editor

    Category: PCB Design

    By lenniek lenniek

    •

    updated over 16 years ago by lenniek

    2 replies • 12375 views
  • Discussion

    Artwork Error

    Category: PCB Design

    By archive archive

    •

    updated over 16 years ago by purikku22

    5 replies • 14663 views
  • Discussion

    Extracting a list of nets topology

    Category: PCB Design

    By CADcaveman CADcaveman

    •

    updated over 16 years ago by oldmouldy

    1 replies • 13135 views
  • Discussion

    artwork error

    Category: PCB Design

    By purikku22 purikku22

    •

    updated over 16 years ago by Cadpro2K

    1 replies • 12234 views
  • Discussion

    Learning Allegro 16.0

    Category: PCB Design

    By Dennis H Dennis H

    •

    updated over 16 years ago by Rik Lee

    8 replies • 14628 views
  • Discussion

    Drill Chart Figures Missing

    Category: PCB Design

    By melview1 melview1

    •

    updated over 16 years ago by melview1

    3 replies • 14864 views
  • Discussion

    how to display node/net name in CIS?

    Category: PCB Design

    By anhdung88 anhdung88

    •

    updated over 16 years ago by oldmouldy

    1 replies • 4388 views
  • Discussion

    allegro netlist error

    Category: PCB Design

    By tach315 tach315

    •

    updated over 16 years ago by oldmouldy

    1 replies • 12263 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information