• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      excellon1
      excellon1 20 Points
    • 3
      HirokiJEM
      HirokiJEM 16 Points
    • 4
      kevcon
      kevcon 15 Points
    • 4
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,898 Points
    • 2
      oldmouldy
      oldmouldy 11,050 Points
    • 3
      eDave
      eDave 7,661 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    marking check (silk check)

    Category: PCB Design

    By archive

    •

    updated over 16 years ago by purikku22

    4 replies • 14015 views
  • Discussion

    Via Array and thermal relief

    Category: PCB Design

    By Petrushka

    •

    updated over 16 years ago by EvanShultz

    4 replies • 14644 views
  • Discussion

    logic symbol with fixed and sizeable pins

    Category: PCB Design

    By lennyh

    •

    updated over 16 years ago by xmoix

    1 replies • 13112 views
  • Discussion

    Drag & Move components and correspondent lines or connections

    Category: PCB Design

    By xmoix

    •

    updated over 16 years ago by Nagaraj Shanmu

    1 replies • 1471 views
  • Discussion

    Removing Same Net Spacing csets from Constraint Manager using skill

    Category: Allegro X PCB Editor

    By mr wilson

    •

    updated over 16 years ago by fxffxf

    1 replies • 13584 views
  • Discussion

    Default line width of drill legend

    Category: PCB Design

    By pakistan

    •

    updated over 16 years ago by pakistan

    2 replies • 13312 views
  • Discussion

    Migration from CADSTAR 4.x to OrCAD Capture in order to compare netlists

    Category: PCB Design

    By xmoix

    •

    updated over 16 years ago by oldmouldy

    1 replies • 13501 views
  • Discussion

    IBIS Model - Import

    Category: PCB Design

    By Wild

    •

    updated over 16 years ago by Wild

    2 replies • 2619 views
  • Discussion

    Unused Pad deletion

    Category: PCB Design

    By Wild

    •

    updated over 16 years ago by Quantum CAD

    5 replies • 14645 views
  • Discussion

    Unused Pads suppression

    Category: PCB Design

    By archive

    •

    updated over 16 years ago by steve

    5 replies • 15674 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information