• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Problem while backannotating

    Category: PCB Design

    By C Shiva

    •

    updated over 16 years ago by C Shiva

    3 replies • 13520 views
  • Discussion

    How to connect top Vss/Vcc net to inner plane segment?

    Category: Allegro X APD

    By yybs

    •

    updated over 16 years ago by archive

    1 replies • 1282 views
  • Discussion

    SKILL in Librarian Expert

    Category: Allegro X PCB Editor

    By pcbgeorge

    •

    started over 16 years ago

    0 replies • 13797 views
  • Discussion

    Function swap between same symbol in Orcad CIS

    Category: PCB Design

    By Mstrghettorigg

    •

    updated over 16 years ago by Mstrghettorigg

    3 replies • 13986 views
  • Discussion

    CIS No Connect Pins

    Category: PCB Design

    By dschaefer

    •

    updated over 16 years ago by redwire

    1 replies • 13253 views
  • Discussion

    Creating Stubs for Terminating Resistors

    Category: PCB Design

    By EllieRye

    •

    updated over 16 years ago by EllieRye

    4 replies • 14018 views
  • Discussion

    Can the layout file made in Allegro 16.2 be opened in 15.7?

    Category: PCB Design

    By Leo Li

    •

    updated over 16 years ago by CubbyBear

    2 replies • 13138 views
  • Discussion

    Combining Variant Schematics in CIS

    Category: PCB Design

    By dschaefer

    •

    updated over 16 years ago by nramesh2244

    1 replies • 12789 views
  • Discussion

    Shell Command Window

    Category: Allegro X PCB Editor

    By jmwilk

    •

    updated over 16 years ago by Ejlersen

    11 replies • 22575 views
  • Discussion

    Back Annotation to Schematic

    Category: PCB Design

    By CubbyBear

    •

    updated over 16 years ago by CubbyBear

    4 replies • 15086 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information