• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      Electro Node
      Electro Node 32 Points
    • 3
      CF202606104231
      CF202606104231 27 Points
    • 4
      Shashank
      Shashank 21 Points
    • 5
      excellon1
      excellon1 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    how to display node/net name in CIS?

    Category: PCB Design

    By anhdung88

    •

    updated over 17 years ago by oldmouldy

    1 replies • 5063 views
  • Discussion

    allegro netlist error

    Category: PCB Design

    By tach315

    •

    updated over 17 years ago by oldmouldy

    1 replies • 13965 views
  • Discussion

    Old Application Note

    Category: PCB Design

    By hjsteger

    •

    updated over 17 years ago by hjsteger

    1 replies • 13832 views
  • Discussion

    Drill Chart Rectangle Line Width

    Category: PCB Design

    By melview1

    •

    updated over 17 years ago by edhickey

    4 replies • 17996 views
  • Discussion

    Moving DFA constrained parts

    Category: PCB Design

    By Pkeefie

    •

    updated over 17 years ago by edhickey

    4 replies • 15769 views
  • Discussion

    Cascading a DML connector model

    Category: PCB Design

    By hjsteger

    •

    updated over 17 years ago by Khurana

    1 replies • 14339 views
  • Discussion

    Creating PDF file of schematic with hyperlink in Hierarchical schematic in OrCad Capture

    Category: PCB Design

    By Rizwan Hirani

    •

    updated over 17 years ago by oldmouldy

    1 replies • 16451 views
  • Discussion

    cds2f

    Category: PCB Design

    By Carvey

    •

    updated over 17 years ago by oldmouldy

    1 replies • 14924 views
  • Discussion

    non plated holes

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by pheintzm

    4 replies • 19151 views
  • Discussion

    DXF import to PCB Designer v16.2

    Category: PCB Design

    By sheepdog

    •

    updated over 17 years ago by redwire

    8 replies • 17467 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information