• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    SKILL code for extracting padstack information

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14237 views
  • Discussion

    Getting shape's area?

    Category: Allegro X PCB Editor

    By archive

    •

    started over 19 years ago

    0 replies • 755 views
  • Discussion

    Getting shape's area?

    Category: Allegro X PCB Editor

    By archive

    •

    started over 19 years ago

    0 replies • 478 views
  • Discussion

    Concept HDL Error

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 20082 views
  • Discussion

    Should I worry about die signal overshoot?

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    10 replies • 17996 views
  • Discussion

    Invoking Multiple Allegro on computer

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 13851 views
  • Discussion

    Best way to route a high amperage trace

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 14408 views
  • Discussion

    Changing the library symbol path

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 19887 views
  • Discussion

    How to easily move symobl which under others' place_bound

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 5731 views
  • Discussion

    Concept HDL database linking

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 14489 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information