• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 70 Points
    • 2
      Hoangkhoipcb
      Hoangkhoipcb 30 Points
    • 2
      zpofrp
      zpofrp 30 Points
    • 4
      Jocko
      Jocko 20 Points
    • 4
      leetzeyin59
      leetzeyin59 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,658 Points
    • 2
      oldmouldy
      oldmouldy 10,930 Points
    • 3
      eDave
      eDave 7,481 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,893 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Component Information System in OrCAD Capture: CIS-1

    Category: Allegro X Capture CIS

    By DesignTech

    •

    started over 3 years ago

    0 replies • 9657 views
  • Discussion

    How to make the global separately in hierarchy block (implementation)

    Category: Allegro X Capture CIS

    By nhkim

    •

    updated over 3 years ago by nhkim

    2 replies • 8508 views
  • Discussion

    Allegro - Tip of the week: Wondering how to see the constraints between any two objects?

    Category: Allegro X PCB Editor

    By PCBTech

    •

    started over 3 years ago

    0 replies • 1889 views
  • Discussion

    Buried/blind vias stack up for 14 layer SoC design

    Category: Allegro X PCB Editor

    By Jessicak

    •

    updated over 4 years ago by excellon1

    2 replies • 2145 views
  • Discussion

    Why to use Allegro System Capture – Reference Designator Pattern

    Category: Allegro X System Capture (EE Cockpit)

    By DesignTech

    •

    started over 4 years ago

    0 replies • 9177 views
  • Discussion

    PSpice - Tip of the Week: Want to run advance analysis on selective components only?

    Category: PSpice

    By DesignTech

    •

    started over 4 years ago

    0 replies • 1022 views
  • Discussion

    Allegro Design CIS, Part List Filtered

    Category: Allegro X Capture CIS

    By DW22

    •

    updated over 4 years ago by DW22

    2 replies • 8884 views
  • Not Answered

    Unable to connect trace due to wrong representation of the part

    Category: Allegro X PCB Editor

    By Neil mustafa

    •

    updated over 4 years ago by excellon1

    1 replies • 11339 views
  • Discussion

    A Guide to PCB Material Selection

    Category: Allegro X PCB Editor

    By PCBTech

    •

    started over 4 years ago

    0 replies • 9598 views
  • Answered

    Impedance calculator issue

    Category: Allegro X PCB Editor

    By Jessicak

    •

    updated over 4 years ago by Jessicak

    2 replies • 11211 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information