• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 51 Points
    • 2
      steve
      steve 40 Points
    • 3
      Robert Finley
      Robert Finley 30 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 25 Points
    • 5
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Assembly drawing PCB callout question

    Category: PCB Design

    By Lock2002

    •

    updated over 5 years ago by redwire

    1 replies • 12265 views
  • Not Answered

    Netlist Property Transfer During Design Sync

    Category: Allegro X Capture CIS

    By melview1

    •

    updated over 5 years ago by melview1

    4 replies • 12099 views
  • Not Answered

    Netgroup porrt color

    Category: Allegro X Capture CIS

    By Lubis

    •

    updated over 5 years ago by redwire

    6 replies • 14592 views
  • Discussion

    Update Place Replicate module without mirror

    Category: PCB Design

    By Kentxu

    •

    started over 5 years ago

    0 replies • 11877 views
  • Discussion

    Oblong XY report

    Category: Allegro X PCB Editor

    By karthikeyan123

    •

    updated over 5 years ago by karthikeyan123

    5 replies • 14284 views
  • Discussion

    Allegro 17.4 "Show element" origin-xy broken

    Category: PCB Design

    By Lock2002

    •

    started over 5 years ago

    0 replies • 1710 views
  • Discussion

    Allegro 17.4 PDF export

    Category: PCB Design

    By Lock2002

    •

    started over 5 years ago

    0 replies • 12102 views
  • Discussion

    treeview - how to traverse a tree

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    started over 5 years ago

    0 replies • 3907 views
  • Discussion

    How to change net name in PCB without rerouting

    Category: Allegro X PCB Editor

    By AName

    •

    updated over 5 years ago by AvengerThanos

    4 replies • 18847 views
  • Discussion

    Errror simulating IR2110 with pspice (overflow)

    Category: PCB Design

    By rdpdo

    •

    updated over 5 years ago by AvengerThanos

    1 replies • 13373 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information