• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      avant
      avant 55 Points
    • 3
      Electro Node
      Electro Node 32 Points
    • 4
      CF202606104231
      CF202606104231 27 Points
    • 5
      Shashank
      Shashank 21 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to map Escape key to Cancel in APD v17.2?

    Category: Allegro X APD

    By sivavayu

    •

    updated over 5 years ago by sivavayu

    2 replies • 17132 views
  • Discussion

    Some STEP Files Don't Work

    Category: Allegro X PCB Editor

    By mckeen

    •

    updated over 5 years ago by Alex9

    13 replies • 11870 views
  • Not Answered

    Import Altium Schematic into Orcad Capture

    Category: Allegro X Capture CIS

    By SteBotti93

    •

    updated over 5 years ago by SteBotti93

    4 replies • 21080 views
  • Discussion

    Correct use of NET_SPACING_TYPE net property to drive high voltage spacing constraints

    Category: PCB Design

    By Lee W

    •

    started over 5 years ago

    0 replies • 13533 views
  • Discussion

    Allegro impedance calculation

    Category: Allegro X PCB Editor

    By Sulmaz

    •

    updated over 5 years ago by Sulmaz

    3 replies • 20036 views
  • Discussion

    Syntax for Alias and Funckey commands

    Category: Allegro X APD

    By sivavayu

    •

    updated over 5 years ago by masamasa

    5 replies • 22342 views
  • Discussion

    how to display the information of bbvia

    Category: PCB Design

    By ichliebedich

    •

    updated over 5 years ago by masamasa

    1 replies • 15681 views
  • Discussion

    How to fix the via problem ?

    Category: Allegro X PCB Editor

    By Vish7

    •

    updated over 5 years ago by Vish7

    2 replies • 15054 views
  • Discussion

    Orcad CIS part group export to BOM

    Category: PCB Design

    By nirgoren

    •

    started over 5 years ago

    0 replies • 13987 views
  • Discussion

    Switching Layers Shortcut in APD v17.2

    Category: Allegro X APD

    By sivavayu

    •

    updated over 5 years ago by masamasa

    5 replies • 22055 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information