• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      Siri
      Siri 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,548 Points
    • 2
      oldmouldy
      oldmouldy 10,700 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,268 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Not Answered

    ua741 integrator in negative domain

    Category: PSpice

    By devesh Kadambari

    •

    updated over 6 years ago by AvengerThanos

    3 replies • 14583 views
  • Discussion

    Create NetList with TCL with DiallogControl .XML file

    Category: PCB Design

    By RkNg

    •

    started over 6 years ago

    0 replies • 14672 views
  • Discussion

    Constraints Manager, not sure how to define this constraint

    Category: PCB Design

    By likeabletom

    •

    updated over 6 years ago by steve

    1 replies • 15150 views
  • Discussion

    How to set shortcut key to cycle through predefined trace width settings

    Category: Allegro X PCB Editor

    By Dutch2

    •

    updated over 6 years ago by RFinley

    8 replies • 21360 views
  • Discussion

    Move vertex issue

    Category: PCB Design

    By Mikewr7

    •

    updated over 6 years ago by Mikewr7

    7 replies • 19798 views
  • Discussion

    locked brd file

    Category: Allegro X PCB Editor

    By DawnR

    •

    updated over 6 years ago by DavidJHutchins

    10 replies • 27004 views
  • Discussion

    How to delete a section of an heterogeneus part in Orcad 16.6.

    Category: PCB Design

    By EuSV

    •

    updated over 6 years ago by EuSV

    1 replies • 17475 views
  • Discussion

    Problem with materials list in cross-section editor

    Category: PCB Design

    By Jacek Renkas

    •

    updated over 6 years ago by Jacek Renkas

    1 replies • 16121 views
  • Discussion

    Allegro 17.2 env file

    Category: PCB Design

    By VinCT

    •

    updated over 6 years ago by steve

    1 replies • 14917 views
  • Discussion

    Import footprint PCB

    Category: Allegro X PCB Editor

    By Bellido98

    •

    updated over 6 years ago by excellon1

    11 replies • 22462 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information