• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      RJ202412171240
      RJ202412171240 25 Points
    • 2
      MZ20250602835
      MZ20250602835 25 Points
    • 4
      JL202601056745
      JL202601056745 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,828 Points
    • 2
      oldmouldy
      oldmouldy 11,045 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Orcad pin ignore missing in latest version.

    Category: PCB Design

    By Lennie

    •

    updated over 6 years ago by UlfK

    8 replies • 19692 views
  • Discussion

    spacing constraint setup

    Category: PCB Design

    By masamasa

    •

    updated over 6 years ago by masamasa

    4 replies • 17140 views
  • Discussion

    4 Layer Rigid 2 layer flex PCB

    Category: PCB Design

    By jatins

    •

    updated over 6 years ago by jatins

    6 replies • 16309 views
  • Discussion

    Toggle ratsnest display via SKILL

    Category: Allegro X Scripting - Skill

    By fluxonator

    •

    updated over 6 years ago by oldmouldy

    1 replies • 9219 views
  • Discussion

    Disable startup tools like SI anyalysis, Align & pspice

    Category: PCB Design

    By appi

    •

    updated over 6 years ago by steve

    3 replies • 1936 views
  • Discussion

    Equations in command line

    Category: PCB Design

    By Magnetcore

    •

    updated over 6 years ago by Magnetcore

    2 replies • 13652 views
  • Discussion

    Display point to point rat nest for voltage nets

    Category: PCB Design

    By Jeff Underwood

    •

    updated over 6 years ago by Jeff Underwood

    4 replies • 15892 views
  • Discussion

    STEP Mapping

    Category: PCB Design

    By Fredda

    •

    started over 6 years ago

    0 replies • 13029 views
  • Discussion

    Non functional pads

    Category: PCB Design

    By wgr2010

    •

    updated over 6 years ago by wgr2010

    2 replies • 15014 views
  • Discussion

    PCB SETUP AND TRAINING

    Category: PCB Design

    By TAS1

    •

    updated over 6 years ago by redwire

    1 replies • 13490 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information