• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    DRC checks mechanical clearance

    Category: PCB Design

    By Lock2002

    •

    updated over 7 years ago by steve

    1 replies • 13380 views
  • Discussion

    axlShell does not work

    Category: Allegro X Scripting - Skill

    By Eugene Yeoh

    •

    updated over 7 years ago by Eugene Yeoh

    4 replies • 9683 views
  • Discussion

    Blind Via Stackup

    Category: PCB Design

    By Sagetech

    •

    started over 7 years ago

    0 replies • 14804 views
  • Discussion

    Allegro PCB Designer - removing the circuitry outside of an area

    Category: PCB Design

    By skuscu

    •

    updated over 7 years ago by Dale Peterson

    1 replies • 524 views
  • Discussion

    Bad PSpice net name on part

    Category: PCB Design

    By vin5488

    •

    updated over 7 years ago by Maviday

    4 replies • 16992 views
  • Discussion

    Extract netlist on specific area

    Category: PCB Design

    By skuscu

    •

    updated over 7 years ago by steve

    1 replies • 13639 views
  • Discussion

    Differential Pair Via Spacing

    Category: PCB Design

    By Sagetech

    •

    updated over 7 years ago by steve

    2 replies • 17496 views
  • Discussion

    Create script print pdf and rename

    Category: Allegro X PCB Editor

    By Eugene Yeoh

    •

    updated over 7 years ago by Eugene Yeoh

    3 replies • 14584 views
  • Discussion

    Advantages of High Speed Option?

    Category: PCB Design

    By aemeehan

    •

    updated over 7 years ago by redwire

    2 replies • 14578 views
  • Discussion

    Recommended method of defining generic microvia padstack

    Category: PCB Design

    By aricbeaver

    •

    updated over 7 years ago by aricbeaver

    6 replies • 18423 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information