• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Funckey and Alias in Env file work erratically in latest Hot Patch

    Category: PCB Design

    By Jeri

    •

    updated over 7 years ago by UlfK

    9 replies • 18825 views
  • Discussion

    Export .BRD to ASCII. ALG

    Category: PCB Design

    By Seerup

    •

    updated over 7 years ago by Seerup

    2 replies • 20726 views
  • Discussion

    Constraint region overrides net based constraints

    Category: PCB Design

    By aricbeaver

    •

    updated over 7 years ago by aricbeaver

    4 replies • 15990 views
  • Discussion

    Cadence Allegro UI 17.2 "productivity decrease" vs 16.6

    Category: PCB Design

    By excellon1

    •

    updated over 7 years ago by excellon1

    5 replies • 2940 views
  • Discussion

    Using Variants in MCAD Export

    Category: PCB Design

    By Stefan Schrader

    •

    updated over 7 years ago by steve

    2 replies • 13497 views
  • Discussion

    To get resistance of track

    Category: PCB Design

    By Filo88

    •

    updated over 7 years ago by redwire

    8 replies • 20429 views
  • Discussion

    Bar over pin name

    Category: PCB Design

    By rwetz

    •

    updated over 7 years ago by redwire

    4 replies • 25521 views
  • Discussion

    cis db error

    Category: PCB Design

    By MAAC

    •

    started over 7 years ago

    0 replies • 12878 views
  • Discussion

    Dynamic unused pad suppression

    Category: Allegro X PCB Editor

    By wgr2010

    •

    updated over 7 years ago by oldmouldy

    5 replies • 18177 views
  • Discussion

    is there anyway to prevent Allegro from displaying boundary for shapes?

    Category: PCB Design

    By Lock2002

    •

    updated over 7 years ago by ToddR

    5 replies • 16089 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information