• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Placement Status

    Category: Allegro X PCB Editor

    By PaulLap

    •

    updated over 9 years ago by fxffxf

    3 replies • 15130 views
  • Discussion

    Capture license pinging

    Category: PCB Design

    By Lock2002

    •

    updated over 9 years ago by Soundman99

    1 replies • 14335 views
  • Discussion

    etch length

    Category: PCB Design

    By tracemhos

    •

    updated over 9 years ago by tracemhos

    2 replies • 16099 views
  • Discussion

    PCB Footprint Preview Viewer

    Category: PCB Design

    By ElectroJimmy

    •

    updated over 9 years ago by docb

    2 replies • 15865 views
  • Discussion

    Dotted Outline

    Category: Allegro X PCB Editor

    By Vkmouli

    •

    started over 9 years ago

    0 replies • 14022 views
  • Discussion

    Arc Routing - SKILL for Checking

    Category: Allegro X PCB Editor

    By Vkmouli

    •

    started over 9 years ago

    0 replies • 712 views
  • Discussion

    CIP from ema-eda tool to Cadence

    Category: PCB Design

    By Lock2002

    •

    updated over 9 years ago by Robert Finley

    2 replies • 15209 views
  • Discussion

    [OrCAD Capture] Any way to preserve a property (such as DNP) on parts when doing a replace cache?

    Category: PCB Design

    By AustinFranklin

    •

    started over 9 years ago

    0 replies • 14781 views
  • Discussion

    diff pair settings for different layers

    Category: PCB Design

    By PhilH

    •

    updated over 9 years ago by fxffxf

    5 replies • 16828 views
  • Discussion

    Could DRC find out single nets in ORCAD?

    Category: PCB Design

    By xiaoyi594

    •

    updated over 9 years ago by xiaoyi594

    4 replies • 18957 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information