• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 61 Points
    • 3
      steve
      steve 45 Points
    • 4
      Robert Finley
      Robert Finley 40 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 10,990 Points
    • 3
      eDave
      eDave 7,566 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,103 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    how to translate some part of schematic to the netlist(partial netlist)

    Category: PCB Design

    By Hossein1357

    •

    updated over 10 years ago by Hossein1357

    2 replies • 999 views
  • Discussion

    XcitePI bump placement on lower metals

    Category: Allegro X APD

    By MelvinDeGuzman

    •

    started over 10 years ago

    0 replies • 13230 views
  • Discussion

    Allegro's copy function, greyed out options (x/y Qty)

    Category: PCB Design

    By James O

    •

    updated over 10 years ago by redwire

    5 replies • 3026 views
  • Discussion

    Opening a ADW board file, but not in ADW?

    Category: PCB Design

    By jwhend

    •

    updated over 10 years ago by jwhend

    7 replies • 15879 views
  • Discussion

    pspice model issue

    Category: PCB Design

    By tltoth

    •

    updated over 10 years ago by tltoth

    4 replies • 14360 views
  • Discussion

    Can a cutout be added to a footprint?

    Category: PCB Design

    By pdxbtw

    •

    updated over 10 years ago by docb

    4 replies • 15314 views
  • Discussion

    New to OrCAD. I need suggestion and pointer on what to start with.

    Category: PCB Design

    By kyo8845

    •

    updated over 10 years ago by docb

    1 replies • 13167 views
  • Discussion

    Warnings in schematic

    Category: PCB Design

    By praveen24

    •

    updated over 10 years ago by praveen24

    2 replies • 13565 views
  • Discussion

    If statements to control Dependent Voltage Source

    Category: PCB Design

    By Sparkaholic

    •

    updated over 10 years ago by Sparkaholic

    2 replies • 15330 views
  • Discussion

    Couldn't open the capture symbol .Olb file

    Category: PCB Design

    By Kaidy

    •

    updated over 10 years ago by Kaidy

    2 replies • 2393 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information