• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Orcad Capture schematic symbol, footprint and netlist

    Category: PCB Design

    By Jrigbi

    •

    updated over 10 years ago by oldmouldy

    1 replies • 18568 views
  • Discussion

    Is it possible to create a variant schematic with different footprints from the base schematic?

    Category: PCB Design

    By maberu

    •

    updated over 10 years ago by maberu

    3 replies • 15076 views
  • Discussion

    Orcad App getting on PCB editor Menu

    Category: PCB Design

    By GIRISH KUMAR

    •

    updated over 10 years ago by docb

    3 replies • 15093 views
  • Discussion

    PCB Editor XML Export

    Category: PCB Design

    By BradA

    •

    started over 10 years ago

    0 replies • 16305 views
  • Discussion

    Concept HDL BOM generates too many non-existent parts

    Category: PCB Design

    By Ryan D

    •

    started over 10 years ago

    0 replies • 13544 views
  • Discussion

    (SPMHUT-48): Scaled Value has beed rounded off.Allegro 16.6.

    Category: PCB Design

    By Hawk10

    •

    started over 10 years ago

    0 replies • 15085 views
  • Discussion

    short several nets to power net

    Category: Allegro X APD

    By VLSI88

    •

    started over 10 years ago

    0 replies • 14113 views
  • Discussion

    Splitting a large list

    Category: Allegro X PCB Editor

    By vramanax

    •

    updated over 10 years ago by vramanax

    3 replies • 14598 views
  • Discussion

    3D step model

    Category: PCB Design

    By TiBo

    •

    started over 10 years ago

    0 replies • 13533 views
  • Discussion

    Computing simple mathematical expression in Orcad Pspice 16.6 using subcircuit netlist?

    Category: PCB Design

    By AK Khan

    •

    started over 10 years ago

    0 replies • 14430 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information