• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 61 Points
    • 3
      steve
      steve 45 Points
    • 4
      Robert Finley
      Robert Finley 40 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 10,990 Points
    • 3
      eDave
      eDave 7,566 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,103 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    conversion of board file from Pads 9.3 to Cadence Allegro 16.3

    Category: PCB Design

    By gintugaArs

    •

    updated over 10 years ago by gintugaArs

    4 replies • 14455 views
  • Discussion

    NetList export from OrCAD to PADS or ALLEGRO

    Category: PCB Design

    By PCB EXPERT

    •

    updated over 10 years ago by gintugaArs

    9 replies • 24528 views
  • Discussion

    Limiting routing on certain layers

    Category: PCB Design

    By PeterMC

    •

    started over 10 years ago

    0 replies • 13494 views
  • Discussion

    Problem with Assigning ground net names in Capture: AGRD and DGRD

    Category: PCB Design

    By Panama

    •

    updated over 10 years ago by Panama

    2 replies • 14324 views
  • Discussion

    Free Viewer for Allegro 16.2

    Category: PCB Design

    By rpfjj

    •

    updated over 10 years ago by BillAcito

    9 replies • 18844 views
  • Discussion

    SiP Digital Architect, SiP&PCB parallel developing

    Category: Allegro X APD

    By razzob

    •

    started over 10 years ago

    0 replies • 833 views
  • Discussion

    Please Help! how to convert board file from Pads 9.3 to Cadence Allegro 16.3?

    Category: PCB Design

    By gintugaArs

    •

    started over 10 years ago

    0 replies • 13087 views
  • Discussion

    How to get user`s Operating in OrCAD by TCL

    Category: PCB Design

    By Cheeee

    •

    started over 10 years ago

    0 replies • 783 views
  • Discussion

    exported BOM

    Category: PCB Design

    By docb

    •

    updated over 10 years ago by docb

    2 replies • 13811 views
  • Discussion

    Sliding a 45 degree cline into a smt pad.

    Category: PCB Design

    By Lennie

    •

    updated over 10 years ago by steve

    1 replies • 13277 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information