• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 85 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 3
      oldmouldy
      oldmouldy 50 Points
    • 5
      zpofrp
      zpofrp 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,678 Points
    • 2
      oldmouldy
      oldmouldy 10,950 Points
    • 3
      eDave
      eDave 7,496 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,943 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    A simple question about anti-pad

    Category: PCB Design

    By Leeya

    •

    updated over 12 years ago by chads108

    1 replies • 15804 views
  • Discussion

    getting padstack data

    Category: Allegro X PCB Editor

    By Guye

    •

    updated over 12 years ago by eDave

    1 replies • 13814 views
  • Discussion

    How to wait for user input in script file

    Category: PCB Design

    By aricbeaver

    •

    updated over 12 years ago by aricbeaver

    2 replies • 14412 views
  • Discussion

    Trying to extract specific information of a padstack

    Category: Allegro X PCB Editor

    By Rajesh Bangari

    •

    started over 12 years ago

    0 replies • 13251 views
  • Discussion

    Axlairgap help?

    Category: Allegro X PCB Editor

    By luanvn81

    •

    updated over 12 years ago by luanvn81

    2 replies • 14225 views
  • Discussion

    Trying to extract all the data from a padstack

    Category: Allegro X PCB Editor

    By Carl Musetti

    •

    updated over 12 years ago by Rajesh Bangari

    3 replies • 14381 views
  • Discussion

    what kind of VIAs does people use?

    Category: PCB Design

    By Leeya

    •

    updated over 12 years ago by ScottCad

    2 replies • 13591 views
  • Discussion

    PAD_DEF output in 16.6 ISR22

    Category: PCB Design

    By Roger G

    •

    updated over 12 years ago by eDave

    7 replies • 15077 views
  • Discussion

    bom_capture_16.6

    Category: PCB Design

    By MAAC

    •

    started over 12 years ago

    0 replies • 12945 views
  • Discussion

    HOW TO CHECK SEED SCHEMATICS IN CONCEPT HDL?

    Category: PCB Design

    By yuvarajvolt

    •

    started over 12 years ago

    0 replies • 13154 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information