• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Library Managment in Allegro V16.5 & Browsing Packaged Symbols.

    Category: PCB Design

    By ScottCad

    •

    updated over 12 years ago by photoboard

    8 replies • 4508 views
  • Discussion

    PDF Export successful but no file generated

    Category: PCB Design

    By xraybox

    •

    updated over 12 years ago by xraybox

    3 replies • 18868 views
  • Discussion

    Experiences in PCB Design Flows

    Category: PCB Design

    By yf1990

    •

    updated over 12 years ago by ScottCad

    1 replies • 13754 views
  • Discussion

    Can you modify OrCAD BOM Header Info?

    Category: PCB Design

    By aggie81

    •

    updated over 12 years ago by steve

    1 replies • 16199 views
  • Discussion

    cadence orcad 16.3 error

    Category: PCB Design

    By insyspower

    •

    updated over 12 years ago by insyspower

    4 replies • 16558 views
  • Discussion

    How to connect vias to specific layers

    Category: PCB Design

    By tmd63

    •

    updated over 12 years ago by Mike Veal

    9 replies • 23088 views
  • Discussion

    Configuration/ Revision/ Version Control of Design files

    Category: PCB Design

    By ColinJ

    •

    updated over 12 years ago by ColinJ

    2 replies • 17117 views
  • Discussion

    PSPICEONLY field

    Category: PCB Design

    By Jerome G

    •

    updated over 12 years ago by Jerome G

    2 replies • 15187 views
  • Discussion

    Netlist error

    Category: PCB Design

    By TK2013

    •

    updated over 12 years ago by TK2013

    10 replies • 20453 views
  • Discussion

    Cadence 16.6 database corruption

    Category: PCB Design

    By TK2013

    •

    updated over 12 years ago by TK2013

    2 replies • 16817 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information