• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Making an SMD coaxial connector footprint violates DRC Locked

    11774 views
    1 reply
    Latest over 5 years ago
    by excellon1
  • Discussion

    Create Netlist Error in OrCAD Capture 16.5 Locked

    12998 views
    1 reply
    Latest over 5 years ago
    by excellon1
  • Discussion

    Use DXF to define custom pinshapes in symbol

    15301 views
    4 replies
    Latest over 5 years ago
    by Peter Voorhees
  • Discussion

    Deleting an Invisible/Empty Dynamic Shape

    3790 views
    3 replies
    Latest over 5 years ago
    by Wild
  • Discussion

    FORM - ABORT (doneState == 3) IGNORES axlUIYesNo() - BUG?

    3720 views
    1 reply
    Latest over 5 years ago
    by mir0mik
  • Discussion

    Default column ordering in CIS database parts window Locked

    11950 views
    1 reply
    Latest over 5 years ago
    by RFinley
  • Discussion

    Move/Place Component to Absolute Location

    4521 views
    2 replies
    Latest over 5 years ago
    by leto
  • Discussion

    PTF failure Locked

    11554 views
    0 replies
    Started over 5 years ago
    by Troy Wilson
  • Discussion

    DDR4 Trace Length Matching with Via Z-Axis Delay and Via-In-Pad

    16422 views
    5 replies
    Latest over 5 years ago
    by Gipper
  • Discussion

    PSpice simulation error (ORCOMMN-2302) Locked

    14629 views
    1 reply
    Latest over 5 years ago
    by AvengerThanos
  • Not Answered

    Can you create AA enabled components for PSpice advanced analysis? 0

    12114 views
    3 replies
    Latest over 5 years ago
    by AvengerThanos
  • Discussion

    Differential pair routing rules for USB3.1 Locked

    12459 views
    1 reply
    Latest over 5 years ago
    by AvengerThanos
  • Discussion

    How to allow Allegro PCB Firewall Lists?

    13334 views
    0 replies
    Started over 5 years ago
    by ichliebedich
  • Not Answered

    Simplifying ratsnest to a connector or FPGA during routing and update the schematic. I shared a Skill script. 0

    14696 views
    6 replies
    Latest over 5 years ago
    by RFinley
  • Discussion

    How to store association table in attachment

    8376 views
    1 reply
    Latest over 5 years ago
    by mir0mik
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information