• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Component offset is step file mapped PCB Locked

    12499 views
    1 reply
    Latest over 5 years ago
    by CadAce2K
  • Not Answered

    active low pin <> bar 0

    6674 views
    3 replies
    Latest over 5 years ago
    by Piet Pompies
  • Discussion

    [OrCAD PCB] How to Copy [ Part ] from [ A.OLB ] file to [ B.OLB ] file using TCL Command Locked

    13766 views
    1 reply
    Latest over 5 years ago
    by Andak
  • Discussion

    Copy Net class from Physical to Electrical

    15938 views
    8 replies
    Latest over 5 years ago
    by Lennie
  • Discussion

    well tested 0201 symbol footprint

    20851 views
    12 replies
    Latest over 5 years ago
    by frank mpbc
  • Discussion

    Constraint set up for delta and tolerance

    20787 views
    9 replies
    Latest over 5 years ago
    by LouShay
  • Discussion

    How to keep the cline segment when they touch the same net via? Locked

    13495 views
    1 reply
    Latest over 5 years ago
    by excellon1
  • Discussion

    Allegro 17.2 change padstack in .dra symbol

    12752 views
    2 replies
    Latest over 5 years ago
    by masamasa
  • Discussion

    Part Developper Symbol Dysplay Locked

    11826 views
    0 replies
    Started over 5 years ago
    by Lamoureuxf
  • Discussion

    Problem in step file mapping

    13830 views
    2 replies
    Latest over 5 years ago
    by ecycv71
  • Not Answered

    Capture schematic fastest way to FIND PART 0

    17770 views
    7 replies
    Latest over 5 years ago
    by frank mpbc
  • Discussion

    Is there a way in skill to detect the MANUFACTURING->TESTPREP->FIX/UNFIX Testpoint setting

    1540 views
    1 reply
    Latest over 5 years ago
    by tshinseki
  • Discussion

    ORCAD CAPTURE- Changing refdes auto increment value Locked

    3121 views
    1 reply
    Latest over 5 years ago
    by AvengerThanos
  • Discussion

    Unused Via Suppression won't stay

    1953 views
    2 replies
    Latest over 5 years ago
    by AvengerThanos
  • Discussion

    How to view a PCB in an earlier version (OrCAD 17.2) which was designed using a later version (OrCAD 17.4) ?

    19274 views
    5 replies
    Latest over 5 years ago
    by redwire
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information