• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to get the location of Assembly Line

    15686 views
    4 replies
    Latest over 5 years ago
    by DavidJHutchins
  • Discussion

    Production files generation

    12872 views
    2 replies
    Latest over 5 years ago
    by steve
  • Not Answered

    Double placing components from Capture 17.4 in to Orcad PCB Designer 17.4 - 2019 S002 0

    2067 views
    3 replies
    Latest over 5 years ago
    by steve
  • Discussion

    allegro schematic Hierarchy Locked

    12285 views
    0 replies
    Started over 5 years ago
    by abdul000
  • Discussion

    Breaking a clineseg into multiple segments with SKILL code

    11029 views
    2 replies
    Latest over 5 years ago
    by leto
  • Discussion

    S2P file format Locked

    12629 views
    0 replies
    Started over 5 years ago
    by Ashika Kaur
  • Discussion

    What is SPIF stand for ? Locked

    13367 views
    1 reply
    Latest over 5 years ago
    by DavidJHutchins
  • Discussion

    DRC flag Red after creating VCC shape plane

    13315 views
    2 replies
    Latest over 5 years ago
    by Cailloux
  • Discussion

    Is it possible to delete an only one rastnet instead "delete all" in allegro 16.6? Locked

    2162 views
    1 reply
    Latest over 5 years ago
    by Dennisco
  • Discussion

    Is it normal that allegro 16.6 "add connect" action doesn't allow drawing track paths as you want? Locked

    1369 views
    1 reply
    Latest over 5 years ago
    by joma
  • Discussion

    Issue with step file export

    16084 views
    3 replies
    Latest over 5 years ago
    by steve
  • Discussion

    How to handle "unconnected pins" when they are apparently connected throught copper tracks?

    8288 views
    8 replies
    Latest over 5 years ago
    by EuSV
  • Not Answered

    Error: PXL failed. Unable to package the design. 0

    15309 views
    2 replies
    Latest over 5 years ago
    by TomChen1228
  • Discussion

    Enable Undo/Redo in Part Editor Locked

    3078 views
    1 reply
    Latest over 5 years ago
    by TheNewb2
  • Discussion

    Inconsistent behaviour of warn() between Virtuoso and Allegro

    14090 views
    0 replies
    Started over 5 years ago
    by TobiasMrks
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information