• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    LQFP-80 Small to Standard Locked

    13079 views
    0 replies
    Started over 9 years ago
    by JoshuaM
  • Discussion

    No DRC error when placing or sliding vias over inner traces Locked

    14297 views
    5 replies
    Latest over 9 years ago
    by greatrace53
  • Discussion

    Plot only selected parts in design. Locked

    13283 views
    1 reply
    Latest over 9 years ago
    by oldmouldy
  • Discussion

    ratsnest by class Locked

    13629 views
    2 replies
    Latest over 9 years ago
    by Lennie
  • Discussion

    Curve option in Route>Slide disappeared in 16.6 Locked

    1012 views
    2 replies
    Latest over 9 years ago
    by pakistan
  • Discussion

    How to define the rotation by single step value? Locked

    13553 views
    1 reply
    Latest over 9 years ago
    by Soundman99
  • Discussion

    Extract coordinates for pins in design. Locked

    14132 views
    2 replies
    Latest over 9 years ago
    by domsmac
  • Discussion

    Unable to use tcom package for Active Tcl 8.6 in cadence 17.2 version. Locked

    15694 views
    3 replies
    Latest over 9 years ago
    by oldmouldy
  • Discussion

    Microvia hole to line clearance. No DRC error ? Locked

    13912 views
    3 replies
    Latest over 9 years ago
    by PhilH
  • Discussion

    How to delete Board geometrty outline Locked

    20228 views
    6 replies
    Latest over 9 years ago
    by PhilH
  • Discussion

    Delete text using SKILL

    15086 views
    5 replies
    Latest over 9 years ago
    by Hassan122
  • Discussion

    Capacitance Measurement - Via Locked

    527 views
    0 replies
    Started over 9 years ago
    by Wild
  • Discussion

    OrCAD Capture TCL to Iterate over all pins of a part in a Library File Locked

    14888 views
    1 reply
    Latest over 9 years ago
    by oldmouldy
  • Discussion

    PADS import Error Locked

    16781 views
    3 replies
    Latest over 9 years ago
    by steve
  • Discussion

    Create solid thermal vias using Orcad Locked

    15168 views
    2 replies
    Latest over 9 years ago
    by kungfu20
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information