• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    With relative matched lengths setup in constraint manager I get "Field solution failed" during routing Locked

    946 views
    2 replies
    Latest over 9 years ago
    by Lennie
  • Discussion

    Pointer to attribute Invalid Error was Fixed Locked

    16250 views
    3 replies
    Latest over 9 years ago
    by UlfK
  • Discussion

    Body center calculation in Export Placement Locked

    15914 views
    4 replies
    Latest over 9 years ago
    by mcatramb91
  • Discussion

    Difference between PACK_TYPE and JEDEC_TYPE Locked

    13881 views
    0 replies
    Started over 9 years ago
    by CGeiler
  • Discussion

    What do you think of China PCB manufacturer Locked

    13770 views
    2 replies
    Latest over 9 years ago
    by ivy tian
  • Discussion

    Allegro trimming silkscreen Locked

    17096 views
    6 replies
    Latest over 9 years ago
    by tmd63
  • Discussion

    Problems with SKILL in Allegro 17.2

    16215 views
    6 replies
    Latest over 9 years ago
    by WickedWonder
  • Discussion

    Traces constantly becoming disconnected from pads for unknown reason. Locked

    16015 views
    4 replies
    Latest over 9 years ago
    by wdecook
  • Discussion

    Mechanical cutout in multilayer pcb Locked

    14878 views
    1 reply
    Latest over 9 years ago
    by steve
  • Discussion

    SPB 172? Locked

    17312 views
    7 replies
    Latest over 9 years ago
    by UlfK
  • Discussion

    can't reduce upper y extent Locked

    2909 views
    3 replies
    Latest over 9 years ago
    by oldmouldy
  • Discussion

    Design Entry HDL SKILL, PACK_TYPE, VALUE, cnSkill commands

    14999 views
    1 reply
    Latest over 9 years ago
    by BethHP
  • Discussion

    Uniform Via Stitching along the RF trace, below the thermal pads of IC and throughout the board Locked

    13084 views
    0 replies
    Started over 9 years ago
    by VRN69
  • Discussion

    Netlist Aborting in allegro PCB editor 16.5 Locked

    20922 views
    3 replies
    Latest over 9 years ago
    by jayesh1808
  • Discussion

    Renumber pin in PCB Editor Locked

    17385 views
    4 replies
    Latest over 9 years ago
    by rrsquez
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information