• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    About the calculation of resistance and capacitance in a wire.

    14018 views
    0 replies
    Started over 9 years ago
    by Uday Reddy
  • Discussion

    Displaying Additional Component Properties on Silkscreen? Locked

    12640 views
    1 reply
    Latest over 9 years ago
    by JFuoco
  • Discussion

    add property to pin

    13855 views
    5 replies
    Latest over 9 years ago
    by JasonCheng
  • Discussion

    I have no folders in the artwork control form, and cannot add any subclasses to the film folder, with PCB editor ver 15.7 Locked

    12568 views
    1 reply
    Latest over 9 years ago
    by oldmouldy
  • Discussion

    constraint manager : missing MIN_LINE_WIDTH while import dcf file Locked

    12741 views
    2 replies
    Latest over 9 years ago
    by stillfish
  • Discussion

    PCB design software for Linux machine Locked

    17101 views
    5 replies
    Latest over 9 years ago
    by jch teyssier
  • Discussion

    Minimum blind/buried via stagger distance Locked

    7194 views
    3 replies
    Latest over 9 years ago
    by gowthaman90d
  • Discussion

    Regarding reference planes Locked

    14570 views
    4 replies
    Latest over 9 years ago
    by MikeVeal
  • Discussion

    how to draw a line in Concept HDL? Locked

    21914 views
    11 replies
    Latest over 9 years ago
    by Theodor I.
  • Discussion

    Orcad Capture: how to set "find" in entire design by default or all the times Locked

    1963 views
    0 replies
    Started over 9 years ago
    by Reja
  • Discussion

    Issue with duplicated Pspice model -Full version of Cadence 16.5 Locked

    3749 views
    3 replies
    Latest over 9 years ago
    by tltoth
  • Discussion

    Re-numbering pins Locked

    14540 views
    2 replies
    Latest over 9 years ago
    by morgan23
  • Discussion

    Issue with duplicated Pspice model -Full version of Cadence 16.5 Locked

    278 views
    0 replies
    Started over 9 years ago
    by TOM12345
  • Discussion

    DRC Troubles. Same net spacing. Thermal connects Locked

    12162 views
    15 replies
    Latest over 9 years ago
    by Delf13
  • Discussion

    Create custom VAC-Source in pspice Locked

    16800 views
    2 replies
    Latest over 9 years ago
    by komase
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information