• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Proper routing of trace between bumps (WLCSP or FC design)

    13081 views
    0 replies
    Started over 9 years ago
    by Nomer
  • Discussion

    Find the smallest part of a given shape or polygon

    13241 views
    2 replies
    Latest over 9 years ago
    by eDaNoy
  • Discussion

    Adding Room Property to All Componente On Schematic Page? Locked

    16496 views
    3 replies
    Latest over 9 years ago
    by Martin M
  • Discussion

    Adding a pin to my PCB Locked

    21686 views
    7 replies
    Latest over 9 years ago
    by pcbideaguy
  • Discussion

    Problem in loading a Geber file into Allegro PCB? Locked

    12727 views
    1 reply
    Latest over 9 years ago
    by steve
  • Discussion

    csa files and Concept 16.6 Locked

    14238 views
    0 replies
    Started over 9 years ago
    by phughes
  • Discussion

    Database setup, no parts shown in Place Database Part "Z" Locked

    3063 views
    2 replies
    Latest over 9 years ago
    by aricbeaver
  • Discussion

    This is an old style non-associative dimension Locked

    12716 views
    1 reply
    Latest over 9 years ago
    by steve
  • Discussion

    Snake mode disable Locked

    15723 views
    6 replies
    Latest over 9 years ago
    by redwire
  • Discussion

    Acid trap Locked

    15357 views
    8 replies
    Latest over 9 years ago
    by TiBo
  • Discussion

    Properties attached to drc error RAVEL_MARKER_DESCRIPTION = Soldermask and Board Outline Minimum S pacing on Bottom Layer EXTERNAL_DRC_VALUE = 75.0 Locked

    12897 views
    2 replies
    Latest over 9 years ago
    by TiBo
  • Discussion

    Units of TL length Locked

    13241 views
    2 replies
    Latest over 9 years ago
    by tltoth
  • Discussion

    Dynamic Shape is not applying DRC around different net!. Locked

    14226 views
    6 replies
    Latest over 9 years ago
    by oldmouldy
  • Discussion

    Active Parts Question. Locked

    13064 views
    2 replies
    Latest over 9 years ago
    by RRuedi
  • Discussion

    4 layer pcb design Locked

    12620 views
    0 replies
    Started over 9 years ago
    by true wanderer
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information