• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Delay Tune Locked

    20248 views
    9 replies
    Latest over 10 years ago
    by melview1
  • Discussion

    assign keys in Capture? Locked

    12279 views
    0 replies
    Started over 10 years ago
    by docb
  • Discussion

    Automatically color components and properties that match a find expression Locked

    12430 views
    0 replies
    Started over 10 years ago
    by ngth82
  • Discussion

    unplated holes Locked

    15019 views
    2 replies
    Latest over 10 years ago
    by SevenFortyOneB
  • Discussion

    How to extract over thousands of symbol's subclass with skill?

    5363 views
    10 replies
    Latest over 10 years ago
    by jgmellom
  • Discussion

    Moving a board outline segment with arcs. Locked

    13464 views
    2 replies
    Latest over 10 years ago
    by Lennie
  • Discussion

    Power Vs Impedance graph in Cadence Orcad Locked

    12605 views
    0 replies
    Started over 10 years ago
    by ashare
  • Discussion

    PADS to Allegro Conversion issue (Refdes Not assigned while Conversion)?? Locked

    13139 views
    0 replies
    Started over 10 years ago
    by kabalee
  • Discussion

    Rotating multiple lines of text Locked

    13147 views
    2 replies
    Latest over 10 years ago
    by Lennie
  • Discussion

    Via holes display incorrectly? Locked

    19216 views
    8 replies
    Latest over 10 years ago
    by Simon2
  • Discussion

    conditional with funckey? Locked

    14661 views
    8 replies
    Latest over 10 years ago
    by docb
  • Discussion

    i.Mx6 SoloLite, 0.5mm BGA fabrication Locked

    12989 views
    2 replies
    Latest over 10 years ago
    by PRASH36
  • Discussion

    SKILL function to map Packages to STEP files Locked

    14155 views
    2 replies
    Latest over 10 years ago
    by eDave
  • Discussion

    Importing OrCad Layout plus into Allegro PCB Editor 16.5 Locked

    14039 views
    3 replies
    Latest over 10 years ago
    by tmd63
  • Discussion

    Fixing or Retaining Net name on vias and cline when disconnected from component pin

    14350 views
    1 reply
    Latest over 10 years ago
    by steve
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information