• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    NetList export from OrCAD to PADS or ALLEGRO Locked

    24745 views
    9 replies
    Latest over 10 years ago
    by gintugaArs
  • Discussion

    Limiting routing on certain layers Locked

    13601 views
    0 replies
    Started over 10 years ago
    by PeterMC
  • Discussion

    Problem with Assigning ground net names in Capture: AGRD and DGRD Locked

    14487 views
    2 replies
    Latest over 10 years ago
    by Panama
  • Discussion

    Free Viewer for Allegro 16.2 Locked

    19009 views
    9 replies
    Latest over 10 years ago
    by BillAcito
  • Discussion

    SiP Digital Architect, SiP&PCB parallel developing

    843 views
    0 replies
    Started over 10 years ago
    by razzob
  • Discussion

    Please Help! how to convert board file from Pads 9.3 to Cadence Allegro 16.3? Locked

    13186 views
    0 replies
    Started over 10 years ago
    by gintugaArs
  • Discussion

    How to get user`s Operating in OrCAD by TCL Locked

    797 views
    0 replies
    Started over 10 years ago
    by Cheeee
  • Discussion

    exported BOM Locked

    13930 views
    2 replies
    Latest over 10 years ago
    by docb
  • Discussion

    Sliding a 45 degree cline into a smt pad. Locked

    13383 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    Disable ratsnest during routing. Locked

    15778 views
    2 replies
    Latest over 10 years ago
    by Lennie
  • Discussion

    cannot unfix certain vias. Locked

    13861 views
    1 reply
    Latest over 10 years ago
    by B Bruekers
  • Discussion

    Pads with Rounded Corners Locked

    14649 views
    3 replies
    Latest over 10 years ago
    by B Bruekers
  • Discussion

    IBIS to DML Error Locked

    13118 views
    0 replies
    Started over 10 years ago
    by maine
  • Discussion

    angle between trace and pad Locked

    14414 views
    3 replies
    Latest over 10 years ago
    by jch teyssier
  • Discussion

    Adding layers to a board design Locked

    14747 views
    2 replies
    Latest over 10 years ago
    by Mahiman
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information