• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    assign keys in Capture? Locked

    12906 views
    0 replies
    Started over 10 years ago
    by docb
  • Discussion

    Automatically color components and properties that match a find expression Locked

    13104 views
    0 replies
    Started over 10 years ago
    by ngth82
  • Discussion

    unplated holes Locked

    15822 views
    2 replies
    Latest over 10 years ago
    by SevenFortyOneB
  • Discussion

    How to extract over thousands of symbol's subclass with skill?

    6431 views
    10 replies
    Latest over 10 years ago
    by jgmellom
  • Discussion

    Moving a board outline segment with arcs. Locked

    14251 views
    2 replies
    Latest over 10 years ago
    by Lennie
  • Discussion

    Power Vs Impedance graph in Cadence Orcad Locked

    13281 views
    0 replies
    Started over 10 years ago
    by ashare
  • Discussion

    PADS to Allegro Conversion issue (Refdes Not assigned while Conversion)?? Locked

    13863 views
    0 replies
    Started over 10 years ago
    by kabalee
  • Discussion

    Rotating multiple lines of text Locked

    13914 views
    2 replies
    Latest over 10 years ago
    by Lennie
  • Discussion

    Via holes display incorrectly? Locked

    20572 views
    8 replies
    Latest over 10 years ago
    by Simon2
  • Discussion

    conditional with funckey? Locked

    15640 views
    8 replies
    Latest over 10 years ago
    by docb
  • Discussion

    i.Mx6 SoloLite, 0.5mm BGA fabrication Locked

    13712 views
    2 replies
    Latest over 10 years ago
    by PRASH36
  • Discussion

    SKILL function to map Packages to STEP files Locked

    14960 views
    2 replies
    Latest over 10 years ago
    by eDave
  • Discussion

    Importing OrCad Layout plus into Allegro PCB Editor 16.5 Locked

    14878 views
    3 replies
    Latest over 10 years ago
    by tmd63
  • Discussion

    Fixing or Retaining Net name on vias and cline when disconnected from component pin

    15193 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    Accessing Symbol properties from SKILL

    16400 views
    2 replies
    Latest over 10 years ago
    by ElectronMonkey
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information