• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Reg:customized symbol drawing template for footprint creation as default when we invoke for new symbol creation Locked

    1104 views
    1 reply
    Latest over 11 years ago
    by BillZ
  • Discussion

    Reports in Allegro PCB Editor Locked

    15318 views
    1 reply
    Latest over 11 years ago
    by BillZ
  • Discussion

    BGA ball collapse/compress Locked

    1765 views
    1 reply
    Latest over 11 years ago
    by John Phillips
  • Discussion

    Min_Line_Width Locked

    13835 views
    1 reply
    Latest over 11 years ago
    by honey1
  • Discussion

    How to Generate Board Information Locked

    20301 views
    6 replies
    Latest over 11 years ago
    by Dhamodharann
  • Discussion

    Converting .max file to .brd file Locked

    21861 views
    7 replies
    Latest over 11 years ago
    by Dhamodharann
  • Discussion

    Autoroute problem Locked

    14688 views
    1 reply
    Latest over 11 years ago
    by Dhamodharann
  • Discussion

    Design Entry HDL to Design Entry CIS Locked

    15432 views
    1 reply
    Latest over 11 years ago
    by Poppy
  • Discussion

    Nc Drill Table to large for page Locked

    17722 views
    2 replies
    Latest over 11 years ago
    by nathstevenson
  • Discussion

    Check for latest footprints in Allegro Locked

    18125 views
    8 replies
    Latest over 11 years ago
    by B Bruekers
  • Discussion

    Help on Tools/padstacks/Group Edit and Tools/Padstacks/Refresh Locked

    1017 views
    2 replies
    Latest over 11 years ago
    by Lennie
  • Discussion

    Complex Hierarchical Design with Rooms and Design Replicate Locked

    15830 views
    1 reply
    Latest over 11 years ago
    by steve
  • Discussion

    Back-annotation help (Allegro --> CIS) Locked

    2046 views
    1 reply
    Latest over 11 years ago
    by SkipT
  • Discussion

    how to speed up extracta CONNECTIVITY that takes over 1.5 hours Locked

    14217 views
    1 reply
    Latest over 11 years ago
    by jj995
  • Discussion

    Error when creating netlist SPCODD-433 Locked

    17149 views
    2 replies
    Latest over 11 years ago
    by JGamb
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information