• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to measure routed Clines of a net Locked

    15752 views
    4 replies
    Latest over 11 years ago
    by Hossein1357
  • Discussion

    How to set the DRC parametres in Constraint Manager? Locked

    14340 views
    1 reply
    Latest over 11 years ago
    by oldmouldy
  • Discussion

    DRC error Locked

    22010 views
    3 replies
    Latest over 11 years ago
    by Dhamodharann
  • Discussion

    User preference editor was not found in CADENCE? Locked

    15121 views
    2 replies
    Latest over 11 years ago
    by Dhamodharann
  • Discussion

    Single schematic for two PCBs? Locked

    14523 views
    3 replies
    Latest over 11 years ago
    by ScottCad
  • Discussion

    Default finger padstack and export .mcm to .brd

    17875 views
    4 replies
    Latest over 11 years ago
    by USSH
  • Discussion

    Find Zero line widths in Allegro design Locked

    14764 views
    2 replies
    Latest over 11 years ago
    by eDave
  • Discussion

    Single layer capacitors and die cavities Locked

    13847 views
    0 replies
    Started over 11 years ago
    by Lock2002
  • Discussion

    Ref des text size makes too bigger and thickness in plotting? Locked

    15386 views
    3 replies
    Latest over 11 years ago
    by steve
  • Discussion

    Network file issues, cannot create .psm or .art files on network. Orcad PCB Designer Professional and Allegro L Locked

    17570 views
    7 replies
    Latest over 11 years ago
    by steve
  • Discussion

    Can FPGA system planner export schematic file directly? Locked

    13776 views
    0 replies
    Started over 11 years ago
    by UnionRD
  • Discussion

    SKILL code to detect empty cells while parsing CSV file

    20752 views
    7 replies
    Latest over 11 years ago
    by mikebystedt
  • Discussion

    Allegro Design Entry CIS, "Place Wire" question Locked

    860 views
    0 replies
    Started over 11 years ago
    by OPC74
  • Discussion

    Could I set the layout constraints in Orcad Capture 16.6? Locked

    15435 views
    1 reply
    Latest over 11 years ago
    by steve
  • Discussion

    How to import the dxf to PCB Editor? Locked

    14075 views
    1 reply
    Latest over 11 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information