• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Need Help with fillet in allegro pcb Locked

    19568 views
    6 replies
    Latest over 12 years ago
    by Hossein1357
  • Discussion

    Cross-Probing Locked

    15177 views
    4 replies
    Latest over 12 years ago
    by Yoda5939
  • Discussion

    Vias in Symbol Locked

    20511 views
    10 replies
    Latest over 12 years ago
    by Apartmentporec
  • Discussion

    frames around PCB? Locked

    19361 views
    11 replies
    Latest over 12 years ago
    by docb
  • Discussion

    [ALLEGRO] VIA-IN-PAD placement Locked

    16551 views
    1 reply
    Latest over 12 years ago
    by Randy R
  • Discussion

    pxl.exe has stopped working Locked

    19442 views
    11 replies
    Latest over 12 years ago
    by Becca
  • Discussion

    how create a ".cir" file in Orcad 16.3 Locked

    9746 views
    6 replies
    Latest over 12 years ago
    by oldmouldy
  • Discussion

    Upgrade from Orcad Capture 16.0 to 16.6 library incompatible Locked

    14629 views
    1 reply
    Latest over 12 years ago
    by steve
  • Discussion

    Importing .TEL netlist and library search Locked

    15811 views
    3 replies
    Latest over 12 years ago
    by Lennie
  • Discussion

    RF Designe basic calculations like Why we place the Capacitor............? Locked

    14428 views
    2 replies
    Latest over 12 years ago
    by Tawna
  • Discussion

    Creating a model in pspice model editor Locked

    15798 views
    3 replies
    Latest over 12 years ago
    by rajrevanth61
  • Discussion

    Allegro Constraints Manager values Locked

    7887 views
    1 reply
    Latest over 12 years ago
    by PAVANRKS
  • Discussion

    [PCB] Create solid shape in silkscreen? Locked

    16926 views
    3 replies
    Latest over 12 years ago
    by eDave
  • Discussion

    Design Entry HDL Hierarchy Viewer empty Locked

    17255 views
    2 replies
    Latest over 12 years ago
    by Becca
  • Discussion

    Is there a way to generate a color map/chart to assist in assembly? Locked

    2230 views
    5 replies
    Latest over 12 years ago
    by fxffxf
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information