• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    symbol creation and padstacks Locked

    13331 views
    4 replies
    Latest over 16 years ago
    by steve
  • Discussion

    Placing parts and cross probing Locked

    13138 views
    1 reply
    Latest over 16 years ago
    by redwire
  • Discussion

    New to PCB Editor and some questions

    15772 views
    7 replies
    Latest over 16 years ago
    by stellar
  • Discussion

    missing silkscreen text Locked

    14181 views
    2 replies
    Latest over 16 years ago
    by stellar
  • Discussion

    PCB Editor ratsnest color and range and shape edit Locked

    14340 views
    2 replies
    Latest over 16 years ago
    by stellar
  • Discussion

    Concept HDL-Footprint Assignment Locked

    14280 views
    3 replies
    Latest over 16 years ago
    by steve
  • Discussion

    V16.2 new feature - teardrops magically appearing Locked

    555 views
    1 reply
    Latest over 16 years ago
    by steve
  • Discussion

    Unexpected error in the pad designer of cadence Locked

    13820 views
    5 replies
    Latest over 16 years ago
    by Neha Anu
  • Discussion

    How to generate Gerber data of bonding wires using APD 16.2

    13740 views
    2 replies
    Latest over 16 years ago
    by Alice 2009
  • Discussion

    License issue with VPN and wired ethernet broadband

    13873 views
    1 reply
    Latest over 16 years ago
    by Ejlersen
  • Discussion

    Rules in the .do file Locked

    12663 views
    0 replies
    Started over 16 years ago
    by Neha Anu
  • Discussion

    Warning:Design Rules:No rules found in design file.Please read rules from dofile Locked

    656 views
    0 replies
    Started over 16 years ago
    by Neha Anu
  • Discussion

    How can we minimise the errors created while autorouting the board in the specctra autorouter? Locked

    13456 views
    2 replies
    Latest over 16 years ago
    by Neha Anu
  • Discussion

    Cut line ?? Locked

    16041 views
    3 replies
    Latest over 16 years ago
    by mdschulte
  • Discussion

    Cutouts in PCB Designer Locked

    16065 views
    2 replies
    Latest over 16 years ago
    by fristu
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information