Cadence Community

Forum - Thread List

Not Answered

Optimization on Fine/turbo 0

2980 views

2 replies

Latest over 1 year ago
by Delfim Sa
Discussion

Cross-hierarchy control of node voltage？ Locked

3219 views

2 replies

Latest over 1 year ago
by dogman4
Discussion

When I was liberating a DFF cell that has three outputs {Q QN Q1},I get the trouble Locked

854 views

1 reply

Latest over 1 year ago
by Guangjun Cao
Not Answered

Help, I get this "Files (License Not Selected)", and the project is in read-only mode. 0

842 views

1 reply

Latest over 1 year ago
by Jeet
Discussion

2 tests sim with different temperature Locked

3306 views

2 replies

Latest over 1 year ago
by dogman4
Suggested Answer

Can we see the "Max current and resistance" of traces and vias in Presto or Orcad X? 0

2101 views

1 reply

Latest over 1 year ago
by John T
Answered

Allegro skill film domain visibility value 0

2401 views

2 replies

Latest over 1 year ago
by Dave413
Suggested Answer

How to add vertex to trace 0

2087 views

1 reply

Latest over 1 year ago
by mahimag
Discussion

Understanding the Importance of Bypass Capacitors in Electronic Circuits

6392 views

0 replies

Started over 1 year ago
by vidhyaparameswari
Answered

Copy cline to solder mask layer 0

7211 views

6 replies

Latest over 1 year ago
by steve
Suggested Answer

How to get pin position and location? 0

5786 views

8 replies

Latest over 1 year ago
by CadAP
Discussion

CDF: Modifying the cyclic type cdf choices for a specific instance of the PCell changes the choices for all the instances Locked

3632 views

2 replies

Latest over 1 year ago
by Naveen002
Discussion

Logic Gates Circuit -to- VHDL -to- IC ?? Locked

2104 views

0 replies

Started over 1 year ago
by HA202505189520
Suggested Answer

Find the GND connected to the pin 0

1805 views

1 reply

Latest over 1 year ago
by CadAP
Answered

Bill of materials +1

1443 views

2 replies

Latest over 1 year ago
by XB202505151455