• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Error while setting prBoundary points after adjusting top and bottom offsets

    613 views
    2 replies
    Latest 1 month ago
    by AR202509246930
  • Discussion

    PAC is giving 0V at the output

    741 views
    2 replies
    Latest 1 month ago
    by Frank Wiedmann
  • Not Answered

    Celebrating Excellence – October 2025 Champion 0

    487 views
    1 reply
    Latest 1 month ago
    by Aurel B
  • Discussion

    Form buttons

    1016 views
    2 replies
    Latest 1 month ago
    by AE202502048334
  • Discussion

    How to pass parameter to "number of pair of points, time, voltage" parameters of cell "vpwl" inside a pcell?

    598 views
    2 replies
    Latest 1 month ago
    by henker
  • Not Answered

    Issue Opening Multiple PCBs in Presto 0

    488 views
    3 replies
    Latest 1 month ago
    by DG202504226528
  • Not Answered

    Variable trace width during serpentine routing for PCIe 5.0 (PCB Editor 23.1) 0

    1460 views
    8 replies
    Latest 1 month ago
    by DavidJHutchins
  • Discussion

    Replace symbol pin names without changing the pin placement and symbol boundary

    1262 views
    4 replies
    Latest 1 month ago
    by SimhanAnalog
  • Discussion

    Which simulation tools are supported for Voltus-XFi within Virtuoso environment?

    467 views
    0 replies
    Started 1 month ago
    by JY202510312553
  • Suggested Answer

    Creating BOM (Bill Of Materials) Report from the PCB Editor only for the Top Layer 0

    4723 views
    7 replies
    Latest 1 month ago
    by excellon1
  • Suggested Answer

    Copy shape to void on other layer 0

    651 views
    1 reply
    Latest 1 month ago
    by Elecguy
  • Discussion

    TSMC PDK Inductor Finder

    617 views
    0 replies
    Started 1 month ago
    by nqthang
  • Discussion

    Fundamental question on edge phase noise from sampled PNOISE

    1030 views
    6 replies
    Latest 1 month ago
    by Yuto Lau
  • Answered

    DB Doctor download? +1

    38190 views
    32 replies
    Latest 1 month ago
    by PV202510306338
  • Answered

    Any way to "Global Modify" a property of a component with tcl in ASC? +1

    565 views
    4 replies
    Latest 1 month ago
    by CadAP
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information