• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    scaling a footprint 0

    4575 views
    2 replies
    Latest over 1 year ago
    by masamasa
  • Discussion

    RF Electronics e-Book Resource

    1808 views
    0 replies
    Started over 1 year ago
    by CurtisAWR
  • Not Answered

    Loading Footprints keep getting DB Doctor message 0

    6238 views
    4 replies
    Latest over 1 year ago
    by AsbjornEdvalds
  • Discussion

    How to restrict the variable's data type of procedure with @key Locked

    1408 views
    2 replies
    Latest over 1 year ago
    by JamesJames
  • Discussion

    Characterization of Full adder that use transmission gates using liberate Locked

    4616 views
    1 reply
    Latest over 1 year ago
    by TM20240913386
  • Suggested Answer

    axlRunBatchDBProgram for backdrill? 0

    1109 views
    1 reply
    Latest over 1 year ago
    by mahimag
  • Suggested Answer

    Place replicate update default behaviour 0

    5185 views
    2 replies
    Latest over 1 year ago
    by Bennigin
  • Discussion

    error when generating snp files from a variable Locked

    4816 views
    3 replies
    Latest over 1 year ago
    by TommasoF
  • Discussion

    ddt VerilogA usage Locked

    4176 views
    0 replies
    Started over 1 year ago
    by AndreaD
  • Discussion

    Disappearing toolbar or docked menu Locked

    4210 views
    0 replies
    Started over 1 year ago
    by psill00
  • Not Answered

    Shape won't connect to pad 0

    1338 views
    1 reply
    Latest over 1 year ago
    by Gowtham P
  • Suggested Answer

    AllegroX. ConstraintManager: how to define an exemption inside a SPACING RULE ? 0

    4325 views
    1 reply
    Latest over 1 year ago
    by SaiPavanl
  • Discussion

    adexl remove test Locked

    4449 views
    2 replies
    Latest over 1 year ago
    by dogman4
  • Answered

    how to auto void the dynamic copper to via pad less hole with same net 0

    2188 views
    3 replies
    Latest over 1 year ago
    by avant
  • Suggested Answer

    Get net name error in Hierarchy design 0

    1937 views
    1 reply
    Latest over 1 year ago
    by CadAP
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information