• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Adding an encrypted Pspice model into orcad capture 0

    2304 views
    1 reply
    Latest over 1 year ago
    by oldmouldy
  • Suggested Answer

    DRC on duplicate nets 0

    5161 views
    7 replies
    Latest over 1 year ago
    by Jeet
  • Discussion

    Cross-probe between layout veiw and schematic view Locked

    3928 views
    0 replies
    Started over 1 year ago
    by DP202411073224
  • Not Answered

    Smd pin to smd pin spacing 0

    5350 views
    2 replies
    Latest over 1 year ago
    by oldmouldy
  • Not Answered

    How to resolve the impedance issue using the OrCAD X Professional 0

    4832 views
    3 replies
    Latest over 1 year ago
    by oldmouldy
  • Answered

    Creating Web/Thermal shape for paste mask 0

    3542 views
    8 replies
    Latest over 1 year ago
    by JS202408156358
  • Discussion

    DRC warning when use abConvertPolygonToPath.ils code Locked

    5717 views
    4 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    AMS simvision cannot load big psf.trn Locked

    3798 views
    0 replies
    Started over 1 year ago
    by gkasap92
  • Discussion

    Force virtuoso (Layout XL) to NOT create warning markers in design Locked

    6379 views
    2 replies
    Latest over 1 year ago
    by RobMan
  • Not Answered

    Need help on modeling of Realizable k-epsilon turbulence viscosity 0

    2323 views
    1 reply
    Latest over 1 year ago
    by Gaurav
  • Discussion

    Optimizing PCB design for thermal performance

    5060 views
    0 replies
    Started over 1 year ago
    by SaiPavanl
  • Discussion

    Why to use Allegro System Capture – Bypass/Decoupling Capacitors

    2834 views
    1 reply
    Latest over 1 year ago
    by CM202411037245
  • Not Answered

    how can load the Dll files and use it in Allegro 16.6 0

    4976 views
    3 replies
    Latest over 1 year ago
    by Hoangkhoipcb
  • Not Answered

    How to store the workspace designs and projects in local directory 0

    4272 views
    1 reply
    Latest over 1 year ago
    by excellon1
  • Discussion

    How to transfer etch/conductor delays from Allegro Package Designer (APD) to pin delays in Allegro PCB Editor

    2123 views
    0 replies
    Started over 1 year ago
    by JuanCR
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information