• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    READONLY Issue with private LIBRARY1.OLD with Capture 17.2-2016 SO83 only on first open of Project 0

    10735 views
    3 replies
    Latest over 1 year ago
    by MikeO EE
  • Suggested Answer

    How to perform the reflection and crosstalk using the OrCAD X Professional 0

    4736 views
    1 reply
    Latest over 1 year ago
    by mahimag
  • Answered

    Allegro PCB Router quit unexpectedly with an exit code of -1073741701. Also, nothing is logged in log file. +1

    2258 views
    3 replies
    Latest over 1 year ago
    by vidhyaparameswari
  • Not Answered

    Adding an encrypted Pspice model into orcad capture 0

    2632 views
    1 reply
    Latest over 1 year ago
    by oldmouldy
  • Suggested Answer

    DRC on duplicate nets 0

    6235 views
    7 replies
    Latest over 1 year ago
    by Jeet
  • Discussion

    Cross-probe between layout veiw and schematic view Locked

    4087 views
    0 replies
    Started over 1 year ago
    by DP202411073224
  • Not Answered

    Smd pin to smd pin spacing 0

    5760 views
    2 replies
    Latest over 1 year ago
    by oldmouldy
  • Not Answered

    How to resolve the impedance issue using the OrCAD X Professional 0

    5078 views
    3 replies
    Latest over 1 year ago
    by oldmouldy
  • Answered

    Creating Web/Thermal shape for paste mask 0

    4122 views
    8 replies
    Latest over 1 year ago
    by JS202408156358
  • Discussion

    DRC warning when use abConvertPolygonToPath.ils code Locked

    6253 views
    4 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    AMS simvision cannot load big psf.trn Locked

    3917 views
    0 replies
    Started over 1 year ago
    by gkasap92
  • Discussion

    Force virtuoso (Layout XL) to NOT create warning markers in design Locked

    7731 views
    2 replies
    Latest over 1 year ago
    by RobMan
  • Not Answered

    Need help on modeling of Realizable k-epsilon turbulence viscosity 0

    2531 views
    1 reply
    Latest over 1 year ago
    by Gaurav
  • Discussion

    Optimizing PCB design for thermal performance

    5331 views
    0 replies
    Started over 1 year ago
    by SaiPavanl
  • Discussion

    Why to use Allegro System Capture – Bypass/Decoupling Capacitors

    3091 views
    1 reply
    Latest over 1 year ago
    by CM202411037245
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information