• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Config files Locked

    13978 views
    2 replies
    Latest over 13 years ago
    by ErezBS
  • Discussion

    To find model test parameter Locked

    13409 views
    0 replies
    Started over 13 years ago
    by satya193
  • Discussion

    vcs_specman not created Locked

    19873 views
    13 replies
    Latest over 13 years ago
    by mdkaleem
  • Discussion

    Trouble with reading vcd file in RC 11.2 Locked

    13883 views
    1 reply
    Latest over 13 years ago
    by grasshopper
  • Discussion

    PCB Design and Layout Locked

    12779 views
    1 reply
    Latest over 13 years ago
    by steve
  • Discussion

    hierarchy editor_setup config Locked

    6317 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    How can I utilize netlist & device files to place a self-created PCB package symbol Locked

    6663 views
    7 replies
    Latest over 13 years ago
    by AamirZ
  • Discussion

    Padstack editing Locked

    15886 views
    8 replies
    Latest over 13 years ago
    by TH Designs
  • Discussion

    IMPORTING GDS Locked

    14227 views
    3 replies
    Latest over 13 years ago
    by Kari
  • Discussion

    Want to change D2PAK footprint with TO263-3 on Orcad/Allegro PCB Editor Locked

    6216 views
    8 replies
    Latest over 13 years ago
    by Mstrghettorigg
  • Discussion

    High capacity IR analysis problems Locked

    14628 views
    2 replies
    Latest over 13 years ago
    by archive
  • Discussion

    Z axis clearance constraint for High voltage nets Locked

    17083 views
    4 replies
    Latest over 13 years ago
    by Robyd
  • Discussion

    ibm model parameters Locked

    13772 views
    1 reply
    Latest over 13 years ago
    by Quek
  • Discussion

    Captable Locked

    14143 views
    2 replies
    Latest over 13 years ago
    by archive
  • Discussion

    Issue about the transistor sizing of the last stage for loading pin capacitance in high frequency Locked

    13351 views
    0 replies
    Started over 13 years ago
    by bjbit
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information