• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Error: Padstacks missing thermal/antipad definitions? Locked

    3304 views
    3 replies
    Latest over 13 years ago
    by bnaden
  • Discussion

    problem in pspice Locked

    12959 views
    2 replies
    Latest over 13 years ago
    by hunterops
  • Discussion

    EPS - Dynamic Power Analysis using Vectorless approach Locked

    535 views
    0 replies
    Started over 13 years ago
    by sobaesq
  • Discussion

    schematic and symbol pcells? Locked

    13609 views
    1 reply
    Latest over 13 years ago
    by JaneCA
  • Discussion

    Shape to Route Keepin Spacing Locked

    25102 views
    7 replies
    Latest over 13 years ago
    by Boma
  • Discussion

    How to coonect two std cell pins logically in EDI Locked

    13551 views
    1 reply
    Latest over 13 years ago
    by Scrivner
  • Discussion

    Component area report by part Locked

    12939 views
    0 replies
    Started over 13 years ago
    by Boma
  • Discussion

    Generating LEF from layout view Locked

    18580 views
    1 reply
    Latest over 13 years ago
    by Quek
  • Discussion

    passing 2-dimension array in DPI-SC Locked

    14608 views
    1 reply
    Latest over 13 years ago
    by vjain419
  • Discussion

    Plotting Locked

    13831 views
    1 reply
    Latest over 13 years ago
    by hannover
  • Discussion

    ERROR 16.5 Locked

    14471 views
    1 reply
    Latest over 13 years ago
    by oldmouldy
  • Discussion

    Error with ORCAD 16.5 Locked

    20412 views
    10 replies
    Latest over 13 years ago
    by James P
  • Discussion

    Errors on resistors Locked

    12524 views
    0 replies
    Started over 13 years ago
    by SeriousTyro
  • Discussion

    Need help reading old Concept file -- or convert to Capture? Locked

    470 views
    1 reply
    Latest over 13 years ago
    by luvishis
  • Discussion

    Allegro Design Entry HDL Component Browser Issue Locked

    13861 views
    2 replies
    Latest over 13 years ago
    by CCR77
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information