• Discussion

  How to calculate speed for each path_group in RTL Compiler Locked

  14133 views
  2 replies
  Latest over 13 years ago
  by Maso
• Discussion

  PSS Analysis's reliability-Difference between time domain response in PSS and Tran analysis Locked

  2200 views
  1 reply
  Latest over 13 years ago
  by Tawna
• Discussion

  Decoder for sram Locked

  14183 views
  1 reply
  Latest over 13 years ago
  by Quek
• Discussion

  Poly layer density issue in the stream-out Locked

  19818 views
  7 replies
  Latest over 13 years ago
  by Amel
• Discussion

  axlDBAltOrigin query

  13439 views
  2 replies
  Latest over 13 years ago
  by Pawandeep
• Discussion

  how to perform post layout simulation? Locked

  18278 views
  3 replies
  Latest over 13 years ago
  by Quek
• Discussion

  Running Cadence IC on VMware? Locked

  19044 views
  4 replies
  Latest over 13 years ago
  by Quek
• Discussion

  Calibre to Assura. Locked

  16773 views
  4 replies
  Latest over 13 years ago
  by Sarvani
• Discussion

  how to add new component Locked

  13956 views
  1 reply
  Latest over 13 years ago
  by oldmouldy
• Discussion

  In which file does the Vias widths and heights will be present Locked

  13559 views
  1 reply
  Latest over 13 years ago
  by crystee
• Discussion

  about leHiCreateRuler Locked

  14057 views
  2 replies
  Latest over 13 years ago
  by Evoli
• Discussion

  PCB Editor 16.2 Is it any txt file to manually edit to translate PADS .asc file to ALLEGRO .brd file? Locked

  14849 views
  5 replies
  Latest over 13 years ago
  by tracyjane
• Discussion

  dbGetOverlaps() function in SKILL Locked

  17467 views
  1 reply
  Latest over 13 years ago
  by skillUser
• Discussion

  Virtuoso XL 6.1.5.500.9 opens physConfig along with schematic Locked

  18578 views
  4 replies
  Latest over 13 years ago
  by LongTimeNovice
• Discussion

  spectreVerilog Locked

  13952 views
  1 reply
  Latest over 13 years ago
  by Andrew Beckett