• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Design Entry CIS dsn corruption? Locked

    13758 views
    1 reply
    Latest over 13 years ago
    by split63
  • Discussion

    Programmatically get type of cellview Locked

    17256 views
    4 replies
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Exporting tech-files in Allegro PCB Editor, Orcad 16.0 Locked

    18411 views
    6 replies
    Latest over 13 years ago
    by raj090988
  • Discussion

    Is it possible to parameterize a Multi Bit wire with vector expressions? Locked

    18989 views
    6 replies
    Latest over 13 years ago
    by WesZ
  • Discussion

    Assura LVS -- unbound pin Locked

    3710 views
    1 reply
    Latest over 13 years ago
    by Thodoros
  • Discussion

    Changing defualt location for library creation through library manager Locked

    13952 views
    2 replies
    Latest over 13 years ago
    by archive
  • Discussion

    Causes of poor transient response of Op-Amps and how to curb it Locked

    13978 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    How to use Cadence example in cadence_inst/tools.lnx86/dfII/samples/ROD/rodPcells for auto abutment? Locked

    4850 views
    8 replies
    Latest over 13 years ago
    by TiNat
  • Discussion

    Allegro Free Physical PCB viewer 16.5 problem Locked

    18846 views
    6 replies
    Latest over 13 years ago
    by TomWassick
  • Discussion

    Drawing borders/ frames Locked

    13590 views
    0 replies
    Started over 13 years ago
    by ColinJ
  • Discussion

    Pole zero values in individual outputs. Locked

    13650 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Extract model names for all devices present in spectre/hspice model file Locked

    1030 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Assign correct codes of footprints for PCB Editor Locked

    16352 views
    3 replies
    Latest over 13 years ago
    by steve
  • Discussion

    Global Routing Environment vs Autorouter Locked

    13055 views
    1 reply
    Latest over 13 years ago
    by oldmouldy
  • Discussion

    APS-PSS error: "ERROR: ZERO DIAG reordering in Matrix factor" Locked

    6343 views
    8 replies
    Latest over 13 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information