• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    viaGenerateViasAtPoint Auto via function help Locked

    6492 views
    2 replies
    Latest over 2 years ago
    by RobMan
  • Discussion

    Importing ODF to vManager does not update vplan Locked

    7297 views
    2 replies
    Latest over 2 years ago
    by HanPeng
  • Discussion

    ERROR(ORCIS-6238): Part_Number property type was not configured correctly in table Capacitor. You must assign the property type - Part_Number. Locked

    2050 views
    1 reply
    Latest over 2 years ago
    by StephenH
  • Suggested Answer

    Extract 3D step file name from a Board file 0

    5953 views
    1 reply
    Latest over 2 years ago
    by steve
  • Discussion

    Using Xcelium, xrun -nogui option, where are the simulation results Locked

    9540 views
    2 replies
    Latest over 2 years ago
    by StephenH
  • Discussion

    rcnetwork_* in noiseSummary Locked

    3951 views
    2 replies
    Latest over 2 years ago
    by BillatBRCM
  • Suggested Answer

    distance to fillets (teardrops) 0

    9382 views
    9 replies
    Latest over 2 years ago
    by masamasa
  • Discussion

    Ocean script not converging in transient simulation Locked

    7879 views
    7 replies
    Latest over 2 years ago
    by milind0z
  • Discussion

    Virtuoso ADE Assembler - expression evaluation error: *Error* eval: undefined function - ciwMenuInit Locked

    6244 views
    4 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Innovus terminated by internal (SEGV) error/signal... Locked

    7678 views
    4 replies
    Latest over 2 years ago
    by bong95
  • Discussion

    Liberate error ERROR (LIB-465) Locked

    6375 views
    2 replies
    Latest over 2 years ago
    by Guangjun Cao
  • Discussion

    New user - all inverter layout components getting one pin name Locked

    1638 views
    1 reply
    Latest over 2 years ago
    by Alex Soyer
  • Discussion

    Time-Dependent Temperature in PSpice

    3755 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Discussion

    Transition in conditional statement, VerilogAMS Locked

    8449 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Detecting when a Job Policy form is opened or modified Locked

    5897 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information