• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to generate LIB and LEF file. Locked

    5534 views
    0 replies
    Started over 2 years ago
    by anyoumus
  • Discussion

    Finding usage of a cell inside other cells Locked

    5604 views
    1 reply
    Latest over 2 years ago
    by sidm
  • Discussion

    ViVA - eye diagram entries are not allowing variable names Locked

    1197 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Suggested Answer

    Fanout missing in OrcadX Presto 0

    2250 views
    2 replies
    Latest over 2 years ago
    by Malokani
  • Discussion

    Return Path and its importance in PCB Design!!

    12178 views
    0 replies
    Started over 2 years ago
    by VVRD
  • Discussion

    probe internal bus voltages Locked

    6555 views
    2 replies
    Latest over 2 years ago
    by sunil09
  • Discussion

    What is spaced/staggered multi drill on a single pad

    980 views
    1 reply
    Latest over 2 years ago
    by JuanCR
  • Discussion

    ERROR IMPCCOPT-4082 when running ccopt_design command in Innovus 22.1 Locked

    10224 views
    3 replies
    Latest over 2 years ago
    by Ayma
  • Discussion

    unload skill code in CIW Locked

    7622 views
    2 replies
    Latest over 2 years ago
    by AurelBuche
  • Discussion

    Maestro - save right click menu order from results tab Locked

    1011 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Input in 32 bit full adder Locked

    6269 views
    3 replies
    Latest over 2 years ago
    by Udeshya
  • Suggested Answer

    modify bump and export the modified bump 0

    10330 views
    5 replies
    Latest over 2 years ago
    by mahimag
  • Discussion

    Innovus placement related command issue Locked

    7571 views
    0 replies
    Started over 2 years ago
    by Pacific Feng
  • Discussion

    Netlist error Locked

    13684 views
    9 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Maestro - output expression values with suffix notation instead of engineering Locked

    1386 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information