• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Import text files to Allegro board file. Locked

    16524 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Allegro Create Fanout Locked

    13756 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    3D extraction with PakSi-E Locked

    12796 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    Export IDF Format Locked

    16451 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Simulating Systemc: ncelab *F,SCILDD error Locked

    685 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    How to find Static shapes in board file Locked

    13132 views
    1 reply
    Latest over 17 years ago
    by archive
  • Discussion

    Is it a MUST to use capTable to do .13um design? Locked

    15086 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    NanoRoute CRASH, need help.....VERSION SOC-E 52 Update 5 Locked

    13774 views
    1 reply
    Latest over 17 years ago
    by archive
  • Discussion

    Is there any approach to add global power net despite DesignImport pwoer tab? Locked

    13357 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    brd to odb++ convertion prblm Locked

    16531 views
    2 replies
    Latest over 17 years ago
    by archive
  • Discussion

    PCell for a partial torus Locked

    14084 views
    2 replies
    Latest over 17 years ago
    by archive
  • Discussion

    IEEE Working Group Announces Updated 1647-2008 e Language Standard Locked

    13194 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    How to highlight errors in Allegro? Locked

    14683 views
    4 replies
    Latest over 17 years ago
    by archive
  • Discussion

    long wire transition time issues Locked

    20068 views
    14 replies
    Latest over 17 years ago
    by archive
  • Discussion

    soldermask verification Locked

    13820 views
    5 replies
    Latest over 17 years ago
    by archive
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information