• Discussion

  SIMULATION PROBLEM IN SPECRES OF CADENCE Locked

  12719 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Verisity Register eVC Locked

  15842 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  Equivalent of AHB eVC in system verilog Locked

  13738 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Skill function for back-annotation Locked

  16849 views
  10 replies
  Latest over 18 years ago
  by archive
• Discussion

  Height Constraints Locked

  18407 views
  7 replies
  Latest over 18 years ago
  by archive
• Discussion

  New to RTL Compiler Locked

  13614 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  About 'setEcoMode' command & How to add self-defined menus for SOC Encounter Locked

  6183 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Search Path and Packages, Interface, etc. Locked

  14925 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  Should you have pads on the power and gnd layers in stackup Locked

  14146 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  HD Audio eVC/uVC Locked

  407 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  IPCM question? Locked

  14020 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  usefulskew,drivercell Locked

  331 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  usefulskew,drivercell Locked

  315 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Can I force or probe a signal in vhdl module from verilog top testbench? Locked

  17526 views
  6 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to tackle 'Aborted' properties. Locked

  6170 views
  3 replies
  Latest over 18 years ago
  by archive