• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Digital Custom Placer Via not placing Locked

    8905 views
    3 replies
    Latest over 2 years ago
    by realakirabutt
  • Suggested Answer

    ERROR(SPMHOD-29) Allegro Viewer 17.4 and Allegro PCB Professional 17.2 0

    4126 views
    1 reply
    Latest over 2 years ago
    by Schulz Jordan
  • Answered

    How to add multiple heights to a component especially for connector models ? 0

    8994 views
    4 replies
    Latest over 2 years ago
    by Schulz Jordan
  • Discussion

    Instance bBox vs Flattened bBox Locked

    6890 views
    1 reply
    Latest over 2 years ago
    by Chanyou
  • Discussion

    how to set the default number of digits in the sim log Locked

    7587 views
    2 replies
    Latest over 2 years ago
    by sjwprcker
  • Discussion

    How to write a calculator function working in Assembler that will operate on all bits of a bus Locked

    8858 views
    4 replies
    Latest over 2 years ago
    by alexstepanov75
  • Discussion

    Surface roughness in Sigrity tool

    7197 views
    0 replies
    Started over 2 years ago
    by SimTech
  • Discussion

    Decompiling an *.ile file Locked

    8727 views
    2 replies
    Latest over 2 years ago
    by DeyanLevski
  • Discussion

    will the phase of the pss period affect sampled pnoise result? can I control the pss phase? Locked

    7903 views
    2 replies
    Latest over 2 years ago
    by Ring Lewis
  • Discussion

    How to Fetch all the instances in from a Top cell Hierarchy? Locked

    8423 views
    5 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    read a file .csv and .mat with verilog-A Locked

    14447 views
    13 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Running corner PVT sims with scalar output evaluated but waveforms not saved Locked

    8267 views
    4 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    error in digital verilog code Locked

    9193 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    How to replace the device instance numbers Locked

    7940 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Font Size for Trace Info Overlay in ViVA Locked

    7342 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information