• Not Answered

  Cloud-based hardware capabilities? 0

  6135 views
  0 replies
  Started over 2 years ago
  by stncz
• Suggested Answer

  skill code question 0

  3747 views
  1 reply
  Latest over 2 years ago
  by eDave
• Not Answered

  Cadence (OrCAD) Capture vs System Capture 0

  27301 views
  18 replies
  Latest over 2 years ago
  by RFinley
• Discussion

  Versatility of custom reports

  7843 views
  0 replies
  Started over 2 years ago
  by PCBTech
• Suggested Answer

  Using Cadence license with firewall 0

  10464 views
  2 replies
  Latest over 2 years ago
  by oldmouldy
• Discussion

  open a file and write in it (Verilog-A) Locked

  8037 views
  1 reply
  Latest over 2 years ago
  by Hagar Hendy
• Discussion

  Xcelium: Link a third-party library to your simulation Locked

  18849 views
  10 replies
  Latest over 2 years ago
  by StephenH
• Discussion

  Trouble with automatic route Locked

  7259 views
  1 reply
  Latest over 2 years ago
  by TigerLi
• Discussion

  transient noise start time Locked

  8658 views
  2 replies
  Latest over 2 years ago
  by sjwprcker
• Discussion

  Get rid of marker layer Locked

  7763 views
  1 reply
  Latest over 2 years ago
  by psill00
• Not Answered

  Interconnect Wiring Diagram 0

  6712 views
  1 reply
  Latest over 2 years ago
  by srish09
• Discussion

  PowerSI is still the choice as a powerful tool for Signal and Power Extraction

  9132 views
  1 reply
  Latest over 2 years ago
  by SimTech
• Discussion

  Creating an Alphabet & Number Pcell for chip label Locked

  1249 views
  0 replies
  Started over 2 years ago
  by Sadikin
• Discussion

  SysCap – Tip of the Week: Cross-Probing with Constraint Manager

  5798 views
  0 replies
  Started over 2 years ago
  by DesignTech
• Discussion

  ecoDesign - Failed to find design data with specified top cell name Locked

  1163 views
  1 reply
  Latest over 2 years ago
  by Pacific Feng