• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    Iterate occurrences of title blocks 0

    1144 views
    2 replies
    Latest 4 months ago
    by Mhawley1
  • Discussion

    How do I set default layout view for EM/IR data layout analysis Lib/Cell/View

    241 views
    0 replies
    Started 4 months ago
    by BillH314
  • Not Answered

    We value your Input – Help us bridge Forum Content Gaps 0

    748 views
    1 reply
    Latest 4 months ago
    by SolderMonkey
  • Not Answered

    Output File Paths 0

    1225 views
    1 reply
    Latest 4 months ago
    by CadAP
  • Discussion

    The drain and source is different direction in pex with different fingers of the same mos

    1349 views
    1 reply
    Latest 4 months ago
    by Andrew Beckett
  • Discussion

    The current direction is different after simulation with different fingers of the same mos

    1672 views
    3 replies
    Latest 4 months ago
    by dogman4
  • Discussion

    DRC, LVS, parasitic extraction using SKILL

    2761 views
    7 replies
    Latest 5 months ago
    by Andrew Beckett
  • Not Answered

    How to get Xtensa SDK license for build 0

    808 views
    0 replies
    Started 5 months ago
    by ES202507032019
  • Discussion

    Generate steamOut.map for Innovus GDS export in Virtuoso?

    1460 views
    1 reply
    Latest 5 months ago
    by Andrew Beckett
  • Discussion

    Detected Layer-to-Layer Polygons that overlap

    25617 views
    17 replies
    Latest 5 months ago
    by DavidJHutchins
  • Discussion

    Export to CSV efficiently? (code review)

    2505 views
    7 replies
    Latest 5 months ago
    by UsableLoki
  • Discussion

    information about (description of) gsclib045 components?

    1565 views
    2 replies
    Latest 5 months ago
    by GS202507021424
  • Discussion

    VIVA: Change color/disable highlighting around current (sub-)window

    945 views
    6 replies
    Latest 5 months ago
    by dontpanic
  • Discussion

    How to extract SMT lumped inductors and capacitors from a schematic to EM simulation using AWR software?

    4054 views
    8 replies
    Latest 5 months ago
    by CurtisAWR
  • Discussion

    Problems with genvar and nested for loops in verilog-A after updating the Cadence tools

    1325 views
    0 replies
    Started 5 months ago
    by Esmee Tackx
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information