• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    psfascii format Locked

    8960 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Layout integration Locked

    8505 views
    1 reply
    Latest over 3 years ago
    by iq79
  • Discussion

    tsmc65nm DFM_options Locked

    9300 views
    2 replies
    Latest over 3 years ago
    by iq79
  • Discussion

    pss+pstb simulation of boost converter when it is unstable Locked

    2609 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    spectre netlist Locked

    8925 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Compute a CDF param from two existing parameters Locked

    9326 views
    1 reply
    Latest over 3 years ago
    by mbracht
  • Discussion

    SysCap – Tip of the Week: Automatic Differential Pairs Creation

    7109 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Not Answered

    How to handle components that literally share a footprint? 0

    10452 views
    4 replies
    Latest over 3 years ago
    by juliamama
  • Discussion

    Surface Roughness Models in Clarity 3D Simulation

    7854 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    How to split device fingers in Virtuoso MODGEN Locked

    10115 views
    1 reply
    Latest over 3 years ago
    by Nader Fathy
  • Discussion

    How to read in a text file separated by delays in Verilog A. They delays are relative and to be read from the text file? Locked

    8384 views
    0 replies
    Started over 3 years ago
    by Nisharg shah
  • Not Answered

    User Preferences / UI / Color Hide Color Palette 0

    9186 views
    2 replies
    Latest over 3 years ago
    by asdjfksdfjs
  • Not Answered

    17.4 to 17.2 downrev fails because of "mirrored_layers" 0

    3391 views
    1 reply
    Latest over 3 years ago
    by Rajesh3809
  • Discussion

    Difference between AVG and AVGX functions in PSpice Probe Window

    10273 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Not Answered

    Multiple Diff pair auto routing and online phase check 0

    8806 views
    1 reply
    Latest over 3 years ago
    by mahimag
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information