• Discussion

  switch layer when creating a path in 6.1.8? Locked

  9205 views
  1 reply
  Latest over 3 years ago
  by Andrew Beckett
• Discussion

  VerilogA End of File Locked

  8166 views
  0 replies
  Started over 3 years ago
  by KhanAmir
• Discussion

  Empty R reporting in Parasitic Backannotation Locked

  8813 views
  1 reply
  Latest over 3 years ago
  by Andrew Beckett
• Discussion

  why schematic and viva trace colors mismatched? Locked

  13546 views
  13 replies
  Latest over 3 years ago
  by Andrew Beckett
• Discussion

  How to Change the Circuit and System Component Text Size?

  7872 views
  0 replies
  Started over 3 years ago
  by SimTech
• Discussion

  SA Register output issue Locked

  8275 views
  0 replies
  Started over 3 years ago
  by sounakd01
• Answered

  Decimal Places in Design Parameters Editor 0

  9649 views
  1 reply
  Latest over 3 years ago
  by steve
• Discussion

  netlist creation issue Locked

  9930 views
  3 replies
  Latest over 3 years ago
  by Andrew Beckett
• Discussion

  SysCap - Tip of the Week: Reordering blocks

  1002 views
  0 replies
  Started over 3 years ago
  by DesignTech
• Not Answered

  What are the supported file formats in Clarity 3D Workbench? 0

  8471 views
  0 replies
  Started over 3 years ago
  by SimTech
• Discussion

  copy object and repeat paste Locked

  16105 views
  5 replies
  Latest over 3 years ago
  by StanleyChiu
• Discussion

  Pegasus LVS: how to enforce agreement of fins-per-finger parameter? Locked

  10200 views
  2 replies
  Latest over 3 years ago
  by Andrew Beckett
• Answered

  How to download netlist with XNets from Orcad 17.4 to a legacy layout? 0

  11231 views
  3 replies
  Latest over 3 years ago
  by TiffanyB
• Discussion

  How to grep the parameters and their value from the corner toolkit Locked

  8236 views
  0 replies
  Started over 3 years ago
  by cyAtmosic
• Discussion

  Python3 doesn't run with System command Locked

  6832 views
  2 replies
  Latest over 3 years ago
  by AmarDas